NICTA L4-embedded
Kernel Reference Manual

Version NICTA N1

National ICT Australia
Embedded Real-Time and Operating Systems Program (ERTOS)
Kensington Research Laboratory, Sydney
l4spec@ertos.nicta.com.au

Based on Reference Manual for L4 X.2
System Architecture Group
Dept. of Computer Science
Universität Karlsruhe
(L4Ka Team)
l4spec@l4ka.org

Document Revision 2
October 7, 2005
## Contents

### About This Manual
- Introductory Remarks .................................................. v
- Understanding This Document ........................................ vi
- Notation ........................................................................ vii
- Using the API ................................................................... viii
- Revision History .............................................................. ix

### 1 Basic Kernel Interface
- 1.1 Kernel Interface Page .................................................. 2
- 1.2 KERNELINTERFACE .................................................... 7
- 1.3 Virtual Registers .......................................................... 11

### 2 Threads
- 2.1 ThreadId ................................................................. 14
- 2.2 Thread Control Registers (TCRs) ................................... 16
- 2.3 EXCHANGEREGISTERS .............................................. 19
- 2.4 THREADCONTROL ...................................................... 24

### 3 Scheduling
- 3.1 THREADSWITCH ....................................................... 30
- 3.2 SCHEDULE .............................................................. 31
- 3.3 Preempt Flags ............................................................ 34

### 4 Address Spaces and Mapping
- 4.1 Fpage ................................................................. 36
- 4.2 UNMAP ................................................................. 38
- 4.3 SPACECONTROL .................................................... 41

### 5 IPC
- 5.1 Messages And Message Registers (MRs) ......................... 46
- 5.2 MapItem ................................................................... 50
- 5.3 GrantItem ................................................................. 52
- 5.4 IPC Control Registers (TCRs) ...................................... 53
- 5.5 IPC ................................................................. 55

### 6 Miscellaneous
- 6.1 ExceptionHandler ...................................................... 62
- 6.2 Cop Flags ................................................................. 63
- 6.3 PROCESSORCONTROL .............................................. 64
- 6.4 MEMORYCONTROL .................................................. 66

### 7 Protocols
- 7.1 Thread Start Protocol .................................................. 70
- 7.2 Interrupt Protocol ....................................................... 71
- 7.3 Pagefault Protocol ....................................................... 72
- 7.4 Preemption Protocol .................................................... 73
- 7.5 Exception Protocol ...................................................... 74
- 7.6 Sigma0 RPC protocol .................................................. 75
- 7.7 Generic Booting .......................................................... 78
About This Manual

Introductory Remarks

Purpose of This Document
This L4 Reference Manual serves as defining document for all L4 APIs and ABIs. Primarily, it addresses L4 microkernel implementors as API/ABI suppliers and code-generator or library implementors as API/ABI users. The reference manual assumes intimate knowledge of basic L4 concepts and hardware architecture. Its key point is precise definition, not explanation and illustration. The L4 User Manual is intended to support programmers using L4. It explains and illustrates fundamental concepts and describes in more detail how (and why) to use which function, etc.

Maintainers
The document is maintained by the following members of the NICTA Team:

- Carl van Schaik (Carl.vanSchaik@nicta.com.au)
- Ben Leslie (Ben.Leslie@nicta.com.au)

The document is based on the work of the L4Ka Team:

- Uwe Dannowski (ud3@ira.uka.de)
- Joshua LeVasseur (jtl@ira.uka.de)
- Espen Skoglund (esk@ira.uka.de)
- Volkmar Uhlig (volkmar@ira.uka.de)

Credits
This is subsequently based on a final draft by Jochen Liedtke. It reflects his outstanding work on the L4 microkernel and systems research in general. Only his vision of system design made this work possible. Jochen defined the state of the art of microkernel design for nearly a decade. We thank him for his support and try to continue the work in his spirit.

Understanding This Document

This L4 Reference Manual defines the generic API for all 32-bit and 64-bit machines. As such, the generic reference manual is independent of specific processor architectures. It is complemented by processor-specific ABI specifications. Some of them can be found in the appendix of this document.

In this document, we differentiate between Logical Interface, Generic Binary Interface, Generic Programming Interface, Convenience Programming Interface and Processor-specific Binary Interface.

**Logical Interface**

The logical interface defines all concepts and logical objects such as system-call operations, logical data objects, data types and their semantics. Altogether, they form the logical L4 API.

**Generic Binary Interface**

Binary representations of most data types and generic data objects are defined independently of specific processors (although there are two different versions, one for 32-bit and a second one for 64-bit processors). Both versions together form the generic binary interface of L4.

From a purist point of view, logical interface plus generic binary interface could be regarded as a complete specification of the hardware-independent L4 microkernel interface. However, for ease-of-use and standardization reasons, the mentioned two fundamental interfaces are complemented by two more interface classes:

**Generic Programming Interface**

The generic programming interface defines the objects of the logical interface and the generic binary interface as pseudo C++ classes. The language bindings for regular C is for the most part identical to C++. For the cases where the C language causes function naming conflicts, the C version of the function name is given in brackets.

For the time being, only the C and C++ versions of the API are specified. The concrete syntax of other language interfaces will be left open. Later on, all language bindings will be included in the generic programming interface.

**Convenience Programming Interface**

This interface is not part of the L4 microkernel specification in the strict sense. All of its data types and procedures can be implemented using the generic programming interface. Strictly speaking, it is an interface on top of the microkernel that makes the most common operations more easily usable for the programmer.

It is important to understand that convenience and ease-of-use, not completeness, is the criterion for this interface. The convenience programming interface supports programmers by offering operations that together cover about 95% of the required microkernel functionality. For the remaining 5%, the programmer has to use the basic (not so convenient) operations of the generic programming interface.

Obviously, the convenience programming interface is not mandatory. Consequently, from a minimalist point of view, there is no need to include it in the generic L4 specification.

*Nevertheless, for reasons of standardization and thus portability of software, every complete L4 language binding has to include the entire convenience programming interface.*

Implementation remark: Although the convenience interface can be completely implemented on top of the generic programming interface, i.e., processor independently, the implementor of the convenience interface may implement it hardware-dependently and thus incorporate any optimization that becomes possible through a specific processor-specific binary interface.
The last interface class is not part of the generic L4 API specification.

**Processor-specific Binary Interface**
Defines the processor-specific binary interface.

**Notation**

**Basic Data Types**
This reference manual describes the L4 API and ABI for both 32-bit and 64-bit processors. The data type `Word` denotes a 32-bit unsigned integer on a 32-bit processor and a 64-bit unsigned integer on a 64-bit processor. `Word64`, `Word32`, and `Word16` denote 64, 32, and 16-bit words independent of the processor type.

**Privileged Threads**
Some system calls can only be executed by privileged threads. Any thread belonging to the same address space as one of the initial threads created by the kernel upon boot-time (see page 78) are treated as privileged.

**Bit Fields**
Bit-field lengths are denoted as subscripts \((i/j)\) where \(i\) relates to a 32-bit processor and \(j\) to a 64-bit processor. Bit-field subscripts \((i)\) specify bit fields that have the same size for both 32-bit and 64-bit processors. Byte offsets are given as \(\pm i / \pm j\) for 32-bit and 64-bit processors. If all bit-fields of a specified word only adds up to 32 bits, the remaining upper 32 bits on 64-bit processors are undefined or ignored.

**Undefined, Ignored, and Unchanged**

\(\sim\) Output parameters or bit fields can be undefined. Corresponding parameters or fields are denoted by \(\sim\). They have no defined value on output, i.e., they may have any value or may even be unaccessible. Any algorithm relying on the value of undefined parameters or bit fields is defined to be incorrect.

\(\neg\) Input parameters or bit fields can be specified as ignored, denoted by \(\neg\). Such parameters or fields can hold any value without affecting the invoked service. \(\neg\) is also used to define bit fields that are available for additional information. For example, fpage denotations contain some ignored bits that are used for access control bits in some system calls.

\(\equiv\) In processor-specific interfaces, registers are sometimes defined to be unchanged. This is denoted by \(\equiv\).

**Upward Compatibility**
The following holds for future API versions and sub-versions that are specified as upward-compatible to the current version.

**Output parameters and bit fields.**
Fields currently defined as undefined (\(\sim\)) may be specified as defined. Such newly defined fields will only deliver additional information. They can be ignored if the system call is used exactly like specified in the current API.
Input parameters and bit fields.
Fields currently defined as ignored (–) may be specified as defined. However, the content of such fields will be only relevant for newly defined features. Such fields will be ignored if a system call is used with the “old” semantics specified in this API.

Using the API

Naming
A programmer can use all function, type, and constant definitions defined in the generic and convenience programming interfaces throughout this manual. All definitions must, however, be prefixed with the string “L4_” and type names must contain the “_t” suffix (e.g., use “L4_Ipc ()” and “L4_MsgTag_t” rather than “Ipc ()” and “MsgTag”). The interfaces are currently only defined for C++ and C. In some cases the naming used for function names causes conflicts in the C language. These conflicts must be resolved using the alternative name specified in brackets after the function definition.

Include Files
The relevant include files containing the required definitions and declarations are specified in the beginning of the generic and convenience interface sections. In general there is one include file for each chapter in the manual. If only the basic L4 data types are needed they can be included using <l4/types.h>.
Revision History

L4Ka X.2

Revision 1
Initial revision.

Revision 2

- Clarified the specification of the kernel-interface page and kernel configuration page magic.
- UntypedWords and StringItems Acceptor constants collided with function UntypedWords(MsgTag) and StringItems(MsgTag) function declaration. Renamed to UntypedWordsAcceptor and StringItemsAcceptor.
- Changed kernel ids for L4Ka kernels.
- Fixed return types for operators on the Time type.
- Changed $wrx$ access rights in fpages to $rwx$. Also changed $WRX$ reference bits in fpages returned from UNMAP system call to $RWX$.
- Renamed Put functions operating on MsgBuffer to Append.
- Address space deletion is now performed by deleting the last thread of an AS. This makes creation and deletion symmetrical (via ThreadControl). Before, all threads but the last were deleted by ThreadControl, and the last by SpaceControl.
- Added functions for creating ThreadIDs and for retrieving version and thread numbers from them. Fixed size of MyLocalId and MyGlobalId TCRs.
- Specified that the first three thread version numbers available for user threads are dedicated to $\sigma_0$, $\sigma_1$, and root task respectively.
- Changed the encoding of $\mu$ in the magic field of the KIP back to 0xE6 to be compatible with previous versions of the kernel.
- Changed memory descriptors (e.g., dedicated memory) in the kernel-interface page and kernel configuration page to use an array of typed descriptors instead of a static number of predefined ones.
- Added an appendix for the PowerPC interface.
- Added Niltag MsgTag constant.
- Decreased size of MsgBuffer structure to 32.
- Changed single Fpage& argument of Unmap() and Flush() into pass by value.
- Changed the ia32 kernel feature string “small” to “smallspaces”.
- Added appendix for the ia64 interface.
- Changed the ia32 IPC and LIPC ABI to be better suitable for common hardware featuring sysenter/sysexit and gcc.
- Added ProcDesc convenience functions.
- Specified which include files to use for the various parts of the API.
- Allow privileged threads to access ia32 Model-Specific Registers.
ABOUT THIS MANUAL

– Changed the ia64 ABI for system-call links and the IPC and LIPC system-calls.
– The UTCB location of a new thread is now explicitly specified by a parameter to the THREADCONTROL system-call.
– Added C versions of conflicting function names.
– Added a number of convenience functions for fpages, map items, grant items, string items and kernel interface page fields.
– Added description of the send base in map and grant items.
– Changed subversion numbering for Version X.2 and Version 4 API.
– Renamed the XferTimeout TCR to XferTimeouts and split into separate send and receive timeouts.
– Added two thread specific words to each the architecture specific TCR sections. These words are free to be used by, e.g., IDL compilers.
– Changed name of L4Ka kernels to the official name. Added L4Ka::Strawberry.
– Added appendices for Alpha and MIPS64.

Revision 3
– Clarified description of the supplier field in the kernel-interface page.
– Added NumMemoryDescriptors() convenience function.
– Clarified the return value of MemoryDescType() function.
– Fixed faulty specification of Wait_Timeout() and ReplyWait_Timeout().
– Added a new h-flag to control parameter in the EXCHANGEREGISTERS system-call. The h-flag controls whether the resume/halt flag should be ignored or not.
– Changed parameter type of TimePeriod() from “int” to “Word64”.
– Fixed typo in specification of the MsgTag input/output IPC parameter.
– Added comment to IPC system-call about the read-once semantics of message registers.
– Added member name “raw” to all L4 types declared as structs.
– Renamed start() and stop() functions to Start() and Stop().
– Describe semantics of undefined UTCB memory regions.
– The first 10 message registers on PowerPC are now defined as backed by physical registers.
– The first 9 message registers on Alpha are now defined as backed by physical registers.
– Fixed MR_0 register allocation for IA32 syscalls and adapted syscalls accordingly.

Revision 4
– Added appendix for AMD64.
– Changed MIPS64 IPC ABI to include 9 message registers.
– Added SYSTEMCLOCK syscall for MIPS64.
– Clarified the fact that an interrupt thread may be the originator thread during IPC propagation.
– Added appendix for SPARC v9.
– The high field of memory descriptors now specify the last addressable byte in the memory region.
Revision 5

- The ErrorCode TCR is now a generic placeholder for error descriptions of failed system-calls.
- MEMORYCONTROL now returns a result parameter.
- Defined error codes for various system-calls (EXCHANGE REGISTERS, THREAD CONTROL, SCHEDULE, SPACE CONTROL, PROCESSOR CONTROL, and MEMORY CONTROL).
- Defined convenience definitions for error code values.
- Changed the IA32 SYSTEM CLOCK ABI to clobber the EDI register.
- Specify that the KIP area and the UTCB area of an address space must not overlap.
- For the PowerPC system call trap exception IPC, use a message label of -5, and preserve register LR.
- The EXCHANGE REGISTERS system-call can no longer activate an inactive thread.
- The Fpage argument to Set Rights() is now passed by reference.
- Fixed inconsistencies about the number of available buffer registers.
- Renamed Void to void, Char to char, and bool to Bool.
- The Start() convenience function now aborts any ongoing IPC operations.
- The Unmap() and Flush() convenience functions operating on a single fpage now deliver the status bits of the modified fpage.
- MIPS64 now uses the k0 ($26) register for holding the UTCB address.
- Added two new memory types for MEMORYCONTROL on MIPS64.
- Added appendix for generic BootInfo.
- Make it clear that it is not possible to activate a thread in an address space which has not been properly configured with SPACE CONTROL.
- Added appendix for ARM.
- If using a 64 bit kernel, define second 32 bit word of kernel interface page to 0.
- Changed the ABI for the PowerPC system calls UNMAP and MEMORYCONTROL.

Revision 6

- Removed control parameter from PROCESSOR CONTROL system call binding and from the PROCESSOR CONTROL Alpha system call ABI.
- Added delivery parameter to EXCHANGE REGISTERS controlling whether the syscall should deliver the thread’s old values or not. Targeted at MP systems.
- Added operators for adding and subtracting two Clock values.
- Specified that $\sigma_0$ also understands the pagefault protocol, and that anonymous $\sigma_0$ requests will only regard conventional memory as available.
- Added ARM general exception IPC message format
- Changes MIPS64 syscall exception IPC message format to closer match the general exception message format
ABOUT THIS MANUAL

NICTA N1

Revision 1
This version of the specification is characterized by the following main changes.

– Removal of Long IPC (string copy).
– Added Async Notification.
– Removed timeouts and SYSTEMCLOCK syscall.
– Provide redirectors on a per thread basis.
– Provide fewer message registers.

Detailed changes.

– Started NICTA N1 version.
– Removed SYSTEMCLOCK syscall.
– Added API Version 0x86 as NICTA Experimental.
– ReadPrecision of ClockInfo field in KIP undefined.
– Defined UTCB and KIP info in KIP to allow non-user controlled areas.
– Added 'NICT' kernel supplier ID.
– Modified ClockInfo to contain only SchedulePrecision().
– Removed ReadPrecision() convenience function.
– SchedulePrecision() description.
– Added VirtualRegsInfo field in KIP.
– Removed Buffer registers.
– Added NotifyMask, NotifyBits, Acceptor, Preempted IP and PreemptCallback IP to TCRs.
– Removed XferTimeouts from TCRs.
– Added new access function for new TCR fields, removed XferTimeouts.
– Added from, mV bits to EXCHANGEREGISTERS control word.
– Added Copy XXX regs convenience functions for EXCHANGEREGISTERS.
– Added SendRedirector and ReceiveRedirector arguments and descriptions to THREADCONTROL.
– Added remark about UtcbLocation for ARM in THREADCONTROL.
– Added error code 9 ErrInvalidRedirector for THREADCONTROL.
– Removed sections Clock, SYSTEMCLOCK and Time from chapter Scheduling.
– Removed argument time control from SCHEDULE syscall.
– Change argument preemption control to not used in SCHEDULE.
– Added TimeControl values which are passed for SCHEDULE.
– Modified Timeslice() and SetTimeslice convenience functions.
– Removed Id bits from PreemptFlags.
– Changed functionality of s bit in PreemptFlags.
– Remove EnablePreemptionFaultException(), DisablePreemptionFaultException(), DisablePreemption(), EnablePreemption() and PreemptionPending() functions.
– Add EnablePreemptionCallback(), DisablePreemptionCallback(), PreemptedIP() and SetPreemptCallbackIP() functions.
– Removed Redirector argument from SPACECONTROL.
– Added comment about ARM KernelInterfacePageArea and UtcbArea for SPACECONTROL.
– Changed number of Message Registers to be architecture defined and indicated in KIP.
– Updated description of u bit in MsgTag to cover case where number of untyped word exceeds number of message registers.
– Removed String IPC.
– Reserved typed-items previously describing StringItems.
– Updated message registers convenience functions - removed StringItems.
– Removed StringItem and String Buffers And Buffer Registers sections.
– Removed ‘C’ bit from typed messages.
– Added section IPC Control Registers.
– Removed Timeouts field from IPC syscall.
– Updated description of IPC to include Asynchronous notification and to remove Timeouts. Timeouts replaced with blocking / non-blocking semantics.
– Updated description of LIPC.
– Modified MsgTag to include a - asynchronous notification, r - receive block and s send block operation.
– Removed description of XferTimeouts TCR from IPC.
– Modified ErrorCode in IPC to have a 4-bit error value. Removed offset field.
– Removed section on Pagefaults in IPC.
– Added AsynchIpc() and WaitAsynch() programming interface functions for IPC.
– Updated all Convenience Programming Interface functions for new IPC syscall functionality.
– Remove reference to BR0 from ExceptionHandler.
– Change acceptor from BR0 to TCR in Pagefault Protocol.
– Remove clock payload from Preemption Protocol and change description.
– Change description of Dedicated memory to “device memory”.
– Add Acceptor, NotifyBits, Notify mask to ia32,ARM,mips64 TCRs.
– Remove Buffer Registers from ia32,ARM,mips64 architectures.
– Remove SYSTEMCLOCK syscall from ia32,ARM,mips64 architectures.
– Add SendRedirector and ReceiveRedirector from THREADCONTROL in ia32, ARM, mips64 architectures.
– Remove time control argument from SCHEDULE in ia32, ARM, mips64 architectures.
– Remove Timeouts argument from IPC and LIPC in ia32, ARM, mips64 architectures.
– Remove Redirector argument from SPACECONTROL in ia32, ARM, mips64 architectures.
– Add ts len / total quantum arguments to SCHEDULE in ia32, ARM, mips64 architectures.
– Add Exchange Registers section to mips64 and ARM architectures.
– Rearrange ARM UTCB layout.
– Fix ARM/MIPS64 utc location details.
– Add extra fields in ARM section Memory Attributes.
– Add \textit{vspace} extension for \texttt{SPACECONTROL} on ARM.
– Rearrange ARM exception message format.
– Add \textit{Thumb mode extensions} section for ARM architecture.

\textbf{Revision 2}
– Fix mips64 IPC and LIPC calls.
– Fix unknown link in tex file.
Chapter 1

Basic Kernel Interface
1.1 Kernel Interface Page  [Data Structure]

The kernel-interface page contains API and kernel version data, system descriptors including memory descriptors, and system-call links. The remainder of the page is undefined.

The page is a microkernel object. It is directly mapped through the microkernel into each address space upon address-space creation. It is *not* mapped by a pager, can *not* be mapped or granted to another address space and can *not* be unmapped. The creator of a new address space can specify the address where the kernel interface page has to be mapped. This address will remain constant through the lifetime of that address space. Any thread can obtain the address of the kernel interface page through the **KERNEL_INTERFACE** system call (see page 7).

<table>
<thead>
<tr>
<th>L4 version parts</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supplier</td>
</tr>
<tr>
<td>InternalFreq</td>
</tr>
<tr>
<td>MemoryDesc</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SCHEDULE $SC$</th>
<th>THREADS$SC$</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXCHANGE$SC$</td>
<td>UNMAP$SC$</td>
<td>LIPC$SC$</td>
</tr>
<tr>
<td>MEMORY$SC$</td>
<td>PROCESSOR$SC$</td>
<td>THREAD$SC$</td>
</tr>
<tr>
<td>ProcessorInfo</td>
<td>PageInfo</td>
<td>ThreadInfo</td>
</tr>
<tr>
<td>ProcDescPtr</td>
<td>BootInfo</td>
<td>~</td>
</tr>
<tr>
<td>KipAreaInfo</td>
<td>UtcInfo</td>
<td>VirtualRegInfo</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>MemoryInfo</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>KernDescPtr</td>
<td>API Flags</td>
<td>API Version</td>
</tr>
</tbody>
</table>

| $K_{230}$ | $4_{8}$ | $L_{4}+$ |

$+C / +18$ $+8 / +10$ $+4 / +8$ $+0$
Note that this kernel interface page is basically upward compatible to the kernel info page of versions 2 and X.0. The magic byte string “L4\µK” at the beginning of the object identifies the kernel interface page.

**Version/id number convention:** Version/subversion/subsubversion numbers and id/subid numbers with the most significant bit 0 denote official versions/ids and are globally unique through all suppliers. Version/id numbers that have the most significant bit set to 1 denote experimental versions/ids and may be unique only in the context of a supplier.

### API Description

**API Version**

<table>
<thead>
<tr>
<th>version (8)</th>
<th>subversion (8)</th>
<th>~ (16)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x02</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x83 0x80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x83 0x81</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x84 rev</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x85 rev</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x86 rev</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x04</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**API Flags**

<table>
<thead>
<tr>
<th>~ (28/60)</th>
<th>w w</th>
<th>e e</th>
</tr>
</thead>
</table>

\(e e\) = 00: little endian,  
\(e e\) = 01: big endian.  
\(w w\) = 00: 32-bit API,  
\(w w\) = 01: 64-bit API.  

Note that this field cannot be used directly to differentiate between little endian and big endian mode since the \(e e\) field resides in different bytes for both modes. Furthermore, the offset address of the API Flags is different for 32-bit and 64-bit modes. In summary, a direct inspection of the kernel interface page is not sufficient to securely differentiate between 32/64-bit modes and little/big endian modes.  
Secure mode detection is enabled through the **KERNEL INTERFACE** system call (see page 7). It delivers the API Flags in a register.

### System Description

**ProcessorInfo**

<table>
<thead>
<tr>
<th>s (4)</th>
<th>~ (12/44)</th>
<th>processors − 1 (16)</th>
</tr>
</thead>
</table>

\(s\)  
The size of the area occupied by a single processor description is \(2^s\). Location of description fields for the first processor is denoted by **ProcDescPtr**. Description fields for subsequent processors are located directly following the previous one.

**processors**  
The number of available system processors.

**PageInfo**

<table>
<thead>
<tr>
<th>page-size mask (22/54)</th>
<th>~ (7)</th>
<th>r w x</th>
</tr>
</thead>
</table>

**page-size mask**  
If bit \(k - 10\) of the page-size mask field (bit \(k\) of the entire word) is set to 1 hardware and kernel support pages of size \(2^k\). If the bit is 0 hardware and/or kernel do not support pages of size \(2^k\).  
Note that pages of size \(2^k\) **can** be used, even if \(2^k\) is not supported hardware page size. Information about supported hardware page sizes is only a performance hint.
Identifies the supported access rights (read, write, execute) that can be set independently of other access rights. A 1-bit signals that the right can be set and reset on a mapped page. For \( rwx = 010 \), only write permission could be controlled orthogonally. The processor would implicitly permit read and execute access on any mapped page. For \( rwx = 111 \), all three rights could be set and reset independently.

### ThreadInfo

<table>
<thead>
<tr>
<th>UserBase (12)</th>
<th>SystemBase (12)</th>
<th>t (8)</th>
</tr>
</thead>
</table>

Number of valid thread-number bits. The thread number field may be larger but only bits \( 0 \ldots t - 1 \) are significant for this kernel. Higher bits must all be 0.

### UserBase

Lowest thread number available for user threads (see page 14). The first three thread numbers will be used for the initial thread of \( \sigma_0 \), \( \sigma_1 \), and root task respectively (see page 78). The version numbers (see page 14) for these initial threads will equal to one.

### SystemBase

Lowest thread number used for system threads (see page 14). Thread numbers below this value denote hardware interrupts.

### ClockInfo

\[ \sim \left( \frac{0}{32} \right) \text{ SchedulePrecision } (32) \]

**SchedulePrecision**

Specifies the maximal jitter (±) for a scheduled thread activation based on a wakeup time (provided that no thread of higher or equal priority is active and timer interrupts are enabled). Precisions are given in microseconds.

### UtcbInfo

\[ \sim \left( \frac{10}{42} \right) \text{ a (6) m (10)} \]

- \( s \): The minimal *area size* for an address space’s UTCB area is \( 2^s \). The size of the UTCB area limits the total number of threads \( k \) to \( 2^s mk \leq 2^t \). A size of 0 indicates that the UTCB is not part of the user address space and cannot be controlled (see page 41).
- \( m \): UTCB size multiplier.
- \( a \): The UTCB location must be aligned to \( 2^a \). The total size required for one UTCB is \( 2^a m \).

### VirtualRegInfo

\[ \sim \left( \frac{26}{58} \right) n - 1 (6) \]

**n** The number of message registers supported by the kernel.

### KipAreaInfo

\[ \sim \left( \frac{26}{58} \right) s (6) \]

**s** The size of the kernel interface page area for an address space is \( 2^s \). A size of 0 indicates that the KIP is not part of the user address space and cannot be controlled (see page 41).

### BootInfo

Prior to kernel initialization a boot loader can write an arbitrary value into the BootInfo field of the kernel configuration page (see page 78). Post-initialization code, e.g., a root server can later read the field from the kernel interface page. Its value is neither changed nor interpreted by the kernel. This is a generic method for passing system information across kernel initialization.

### Processor Description

**ProcDescPtr** Points to an array containing a description for each system processor. The *ProcessorInfo* field contains the dimension of the array. *ProcDescPtr* is given as an address relative to the kernel interface page’s base address.
**Kernel Description**

*KernDescPtr* Points to a region that contains 4 kernel-version words (see below) followed by a number of 0-terminated plain-text strings. The first plain-text string identifies the current kernel followed by further optional kernel-specific versioning information. The remaining plain-text strings identify architecture dependent kernel features (see architecture specific Kernel Features section). A zero length string (i.e., a string containing only a NUL-character ('\0')) terminates the list of feature descriptions.

*KernDescPtr* is given as an address relative to the kernel interface page’s base address.

**KernelId**

Can be used to identify the microkernel.

<table>
<thead>
<tr>
<th>id</th>
<th>subid</th>
<th>kernel</th>
<th>supplier</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>L4/486</td>
<td>GMD</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>L4/Pentium</td>
<td>IBM</td>
</tr>
<tr>
<td>0</td>
<td>3</td>
<td>L4/x86</td>
<td>UKa</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>L4/Mips</td>
<td>UNSW</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>L4/Alpha</td>
<td>TUD, UNSW</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>Fiasco</td>
<td>TUD</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>L4Ka::Hazelnut</td>
<td>UKa</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>L4Ka::Pistachio</td>
<td>UKa, UNSW, NICT</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>L4Ka::Strawberry</td>
<td>UKa</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>NICTA::Pistachio-embedded</td>
<td>NICT</td>
</tr>
</tbody>
</table>

**KernelGenDate**

Kernel generation date.

| ~ (16/48) | year-2000 (7) | month (4) | day (5) |

**KernelVer**

Can be used to identify the microkernel version. Note that this kernel version is not necessarily related to the API version.

**Supplier**

The four least significant bytes of the *supplier* field specify a character string identifying the kernel supplier:

- “GMD” — GMD
- “IBM” — IBM Research
- “UNSW” — University of New South Wales, Sydney
- “TUD” — Technische Universität Dresden
- “UKa” — Universität Karlsruhe (TH)
- “NICT” — National ICT Australia (NICTA)

**System-Call Links**

*SC* Link for normal system call.

*pSC* Link for privileged system call, i.e., a system call that can only be performed by a privileged thread.
The system-call links specify how the application can invoke system-calls for the current micro-kernel. The interpretation of the system-call links is ABI specific, but will typically be addresses relative to the kernel interface page’s base address where kernel provided system-call stubs are located.

**Memory Description**

<table>
<thead>
<tr>
<th>MemoryInfo</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>MemDescPtr</td>
<td>MemDescPtr (16/32)</td>
</tr>
</tbody>
</table>

**MemDescPtr**  
Location of first memory descriptor (as an offset relative to the kernel-interface page’s base address). Subsequent memory descriptors are located directly following the first one. For memory descriptors that specify overlapping memory regions, later descriptors take precedence over earlier ones.

**n**  
Number of memory descriptors.

<table>
<thead>
<tr>
<th>MemoryDesc</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>high/2^{10} (22/54)</td>
<td>~ (10)</td>
</tr>
<tr>
<td>low/2^{10} (22/54)</td>
<td>v \sim t (4) type (4)</td>
</tr>
</tbody>
</table>

**high**  
Address of last byte in memory region. The ten least significant address bits are all hardwired to 1.

**low**  
Address of first byte in memory region. The ten least significant address bits are all hardwired to 0.

**v**  
Indicates whether memory descriptor refers to physical memory (v = 0) or virtual memory (v = 1).

**type**  
Identifies the type of the memory descriptor.

<table>
<thead>
<tr>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>Undefined</td>
</tr>
<tr>
<td>0x1</td>
<td>Conventional memory</td>
</tr>
<tr>
<td>0x2</td>
<td>Reserved memory (i.e., reserved by kernel)</td>
</tr>
<tr>
<td>0x3</td>
<td>Dedicated memory (i.e., device memory)</td>
</tr>
<tr>
<td>0x4</td>
<td>Shared memory (i.e., available to all users)</td>
</tr>
<tr>
<td>0xE</td>
<td>Defined by boot loader</td>
</tr>
<tr>
<td>0xF</td>
<td>Architecture dependent</td>
</tr>
</tbody>
</table>

**t, type = 0xE**  
The type of the memory descriptor is dependent on the bootloader. The t field specifies the exact semantics. Refer to bootloader specification for more info.

**t, type = 0xF**  
The type of the memory descriptor is architecture dependent. The t field specifies the exact semantics. Refer to architecture specific part for more info.

**t, type \neq 0xE, type \neq 0xF**  
The type of the memory descriptor is solely defined by the type field. The content of the t field is undefined.
1.2 KERNEL INTERFACE [Slow Systemcall]

Delivers base address of the kernel interface page, API version, and API flags. The latter two values are copies of the corresponding fields in the kernel interface page. The API information is delivered in registers through this system call (a) to enable unrestricted structural changes of the kernel interface page in future versions, and (b) to enable secure detection of the kernel’s endian mode (little/big) and word width (32/64).

The structure of the kernel interface page is described on page 2. The page is a microkernel object. It is directly mapped through the microkernel into each address space upon address-space creation. It is not mapped by a pager, can not be mapped or granted to another address space and can not be unmapped. The creator of a new address space can specify the address where the kernel interface page has to be mapped. This address will remain constant through the lifetime of that address space.

Any thread can determine the address of the kernel interface page through this system call. Since the system call may be slow it is highly recommended to store the address in a static variable for further use.

It is also possible to use a unique address for the kernel interface page in all address spaces of a (sub)system. Then, the kernel interface page can be accessed by fixed absolute addresses without using the current system call.

Besides other things, the page describes the current API, ABI, and microkernel version so that a server or an application can find out whether and how it can run on the current microkernel. Since the kernel interface page also contains API- and ABI-specific data for most other system calls the page’s base address is typically required before any other system call can be used.

To enable version detection independently of the API and ABI, the current system call is guaranteed to work in all L4 versions. The syscall code will never change and will be the same on compatible processors. (For a processor is upward compatible to multiple incompatible processors the kernel should offer multiple syscall codes for this function.)

Output Parameters

*kernel interface page*

<table>
<thead>
<tr>
<th>Ver X.1 and above</th>
<th>base address (32/64)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Kernel interface page address, always page aligned. 0 is no valid address.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ver X.0 and below</th>
<th>0 (32/64)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Older versions (2, X.0, etc.) do not include the kernel interface page as a kernel mapped page. No address is delivered.</td>
<td></td>
</tr>
</tbody>
</table>

*API Version*

<table>
<thead>
<tr>
<th>version (8)</th>
<th>subversion (8)</th>
<th>~ (16)</th>
</tr>
</thead>
</table>

see page 3, “Kernel Interface Page”

*API Flags*

<table>
<thead>
<tr>
<th>~ (28/60)</th>
</tr>
</thead>
</table>

see page 3, “Kernel Interface Page”
**KernelId**

| id (8) | subid (8) | ~ (16) |

see page 5, “Kernel Interface Page”

---

**Pagefaults**

No pagefaults will happen.

---

**Generic Programming Interface**

System-Call Function:

```
#include <l4/kip.h>

void *KernelInterface (Word &ApiVersion, ApiFlags, KernelId)
```

---

**Convenience Programming Interface**

Derived Functions:

```
#include <l4/kip.h>

struct MEMORYDESC { Word raw[2] }
struct PROCDESC  { Word raw[4] }

void* KernelInterface () [GetKernelInterface]
    Delivers a pointer to the kernel interface page.

Word ApiVersion ()
Word ApiFlags ()
Word KernelId ()
void KernelGenDate (void* KernelInterface, Word &year, month, day)
Word KernelVersion (void* KernelInterface)
Word KernelSupplier (void* KernelInterface)
    Delivers the API Version/API Flags/Kernel Id/kernel generation date/kernel version/kernel supplier.

Word NumProcessors (void* KernelInterface)
Word NumMemoryDescriptors (void* KernelInterface)
    Delivers number of processors in the system/number of memory descriptors in the kernel-interface page.

Word PageSizeMask (void* KernelInterface)
Word PageRights (void* KernelInterface)
    Delivers supported page sizes/page rights for the current kernel/hardware architecture.

Word ThreadIdBits (void* KernelInterface)
Word ThreadIdSystemBase (void* KernelInterface)
Word ThreadIdUserBase (void* KernelInterface)
    Delivers number of valid bits for thread numbers/lowest thread number for system threads/lowest thread number for user threads.
**Kernel Interface**

**Word SchedulePrecision** (void* KernelInterface)
Delivers the maximal jitter for wakeups (in µs).

**Word UtcbAreaSizeLog2** (void* KernelInterface)
**Word UtcbAlignmentLog2** (void* KernelInterface)
**Word UtcbSize** (void* KernelInterface)
Delivers required minimum size of UTCB area/alignment requirement for UTCBs/size of a single UTCB.

**Word KipAreaSizeLog2** (void* KernelInterface)
Delivers size of kernel interface page area.

**Word BootInfo** (void* KernelInterface)
Delivers the contents of the boot info field.

**char* KernelVersionString** (void* KernelInterface)
Delivers the kernel version string.

**char* Feature** (void* KernelInterface, Word num)
Delivers the numth kernel feature string, or a null pointer if num exceeds the number of available feature strings.

**Word MemoryType**
**Word ConventionalMemoryType**
**Word ReservedMemoryType**
**Word DedicatedMemoryType**
**Word SharedMemoryType**
**Word BootLoaderSpecificMemoryType**
**Word ArchitectureSpecificMemoryType**

**Word ExternalFreq** (ProcDesc& p)
Delivers the number of message registers supported by the kernel.

---

**Support Functions:**

#include <l4/kip.h>

**Word UndefinedMemoryType**

**Word ConventionalMemoryType**

**Word ReservedMemoryType**

**Word DedicatedMemoryType**

**Word SharedMemoryType**

**Word BootLoaderSpecificMemoryType**

**Word ArchitectureSpecificMemoryType**

**Bool IsVirtual** (MemoryDesc& m)
Delivers true if memory descriptor specifies a virtual memory region.

**Word Type** (MemoryDesc& m)
**Word Low** (MemoryDesc& m)
**Word High** (MemoryDesc& m)
Delivers type (t=type), low limit, and high limit of memory region.

**int VirtualRegisters** (void)
Delivers the number of message registers supported by the kernel.
Word \texttt{InternalFreq} (ProcDesc \& p)
\texttt{[ProcDescInternalFreq]}
Delivers external frequency/internal frequency of processor.
1.3 Virtual Registers [Virtual Registers]

Virtual registers are implemented by the microkernel. They offer a fast interface to exchange data between the microkernel and user threads. Virtual registers are registers in the sense that they are static per-thread objects. Dependent on the specific processor type, they can be mapped to hardware registers or to memory locations. Mixtures, some virtual registers to hardware registers, some to memory are also possible. The ABI for virtual-register access depends on the specific processor type and on the virtual-register type, see architecture specific Virtual Registers section for specific hardware details.

There are two classes of virtual registers:

- **Thread Control Registers (TCRs),** see page 16
- **Message Registers (MRs),** see page 46

Loading illegal values into virtual registers, overwriting read-only virtual registers, or accessing virtual registers of other threads in the same address space (which may be physically possible if some are mapped to memory locations) is illegal and can have undefined effects on all threads of the current address space. However, since virtual registers can **not** be accessed across address spaces, they are safe from the kernel’s point of view: Illegal accesses can like any other programming bug only compromise the originator’s address space.

**Remark:** In general, virtual registers can only be addressed directly, not indirectly through pointers. The generic API therefore offers no operations for indirect virtual-register access. However, processor-specific code generators might use indirect access techniques if the ABI permits it.

### VirtualRegInfo [KernelInterfacePage Field]

Defines information relating to the kernel virtual register implementation.

<table>
<thead>
<tr>
<th>( n )</th>
<th>( \sim (26/58) )</th>
<th>( n-1 ) (6)</th>
</tr>
</thead>
</table>

\( n \) The number of message registers supported by the kernel.

**Remark:** This kernel specification is designed for embedded systems that are normally very configurable and inherently application specific. Thus it is a valid assumption for the application to halt if it detects insufficient message registers supported by the kernel.

---

**Generic Programming Interface**

```c
#include <l4/message.h>

void StoreMR (int i, Word& w)
void LoadMR (int i, Word w)
    Delivers/sets MR \( i \).

void StoreMRs (int i, k, Word& [k] w)
void LoadMRs (int i, k, Word& [k] w)
    Stores/loads MR \( i...i+k-1 \) to/from memory.
```
2.1 ThreadId [Data Type]

Thread IDs identify threads and hardware interrupts. A thread ID can be global or local. Global thread IDs are unique through the entire system. They identify threads independently of the address space in which they are used. Local thread IDs exist per address space; the scope of a thread’s local ID is only the thread’s own address space. In different address spaces, the same local thread ID may identify different and unrelated threads.

Note that any thread has a global and a local thread ID. Both global and local thread IDs are encoded in a single word.

Global Thread ID

A global thread ID consists of a word, where 18 bits (32-bit processor) or 32 bits (64-bit processor) determine the thread number and 14 bits (32-bit processor) or 32 bits (64-bit processor) are available for a version number. At least one of the lowermost 6 version bits must be 1 to differentiate a global from a local thread ID.

User-thread numbers can be freely allocated within the interval \([\text{UserBase}, 2^t]\), where \(t\) denotes the upper limit of thread IDs. The thread-number interval \([\text{SystemBase}, \text{UserBase})\) is reserved for L4-internal threads. Hardware interrupts are regarded as hardware-implemented threads. Consequently, they are identified by thread IDs. Their corresponding thread numbers are within the interval \([0, \text{SystemBase})\). The values \(\text{SystemBase}, \text{UserBase},\) and \(t\) are published in the kernel interface page (see page 4).

<table>
<thead>
<tr>
<th>Global thread ID</th>
<th>thread no (18/32)</th>
<th>version(14/32) (\not\equiv 0 \pmod{64})</th>
</tr>
</thead>
<tbody>
<tr>
<td>Global interrupt ID</td>
<td>intr no (18/32)</td>
<td>1 (14/32)</td>
</tr>
</tbody>
</table>

Global thread IDs have a version field whose content can be freely set by those threads that can create and delete threads. However, the lowermost 6 bits of the version must not all be 0, i.e. \(v \mod 64 \not\equiv 0\) must hold for every version \(v\). For hardware interrupts, the version field is always 1.

The microkernel checks version fields whenever a thread is accessed through its global thread ID. However, the semantics of the version field are not defined by the microkernel. OS personalities are free to use this field for any purpose. For example, they may use it to make thread IDs unique in time.

Local Thread ID

Local thread IDs identify threads within the same address space. They are identified by the 6 lowermost bits being 0.

| Local thread ID | local id/64 (26/58) | 000000 |

Special Thread IDs

Special IDs exist for nilthread and two wild cards. The thread ID anythread matches with any given thread ID, including all interrupt IDs. The ID anylocalthread matches all threads that reside in the same address space.

| nilthread | 0 (32/64) |
| anythread | \(-1 \ (32/64)\) |
| anylocalthread | \(-1 \ (26/58)\) | 000000 |
Generic Programming Interface

#include <l4/thread.h>

struct THREADID { Word raw }

ThreadId nilthread
ThreadId anythread
ThreadId anylocalthread

ThreadId GlobalId (Word threadno, version)
    Delivers a thread ID with indicated thread and version number.

Word Version (ThreadId t)
Word ThreadNo (ThreadId t)
    Delivers version/thread number of indicated global thread ID.

Convenience Programming Interface

#include <l4/thread.h>

Bool == (ThreadId l, r) [IsThreadEqual]  
    Check if thread IDs match or differ. The result of comparing a local ID with a global ID will always indicate a mismatch, even if the IDs refer to the same thread.

Bool SameThreads (ThreadId l, r)
{ GlobalId (l) == GlobalId (r) }

Bool IsNilThread (ThreadId t)
{ t == nilthread }

Bool IsLocalId (ThreadId t)
Bool IsGlobalId (ThreadId t)
    Check if thread ID is a local/global one.

ThreadId LocalId (ThreadId t) [LocalIdOf]
ThreadId GlobalId (ThreadId t) [GlobalIdOf]
    Delivers the local/global ID of the specified local thread. Specifying a non-local thread delivers nilthread (see EXCHANGE_REGISTERS, page 19).

ThreadId MyLocalId ()
ThreadId MyGlobalId ()
    Delivers the local/global ID of the currently running thread (see TCRs, page 16).

ThreadId Myself ()
{ MyGlobalId () }
### 2.2 Thread Control Registers (TCRs) [Virtual Registers]

TCRs are a fast mechanism to exchange relatively static control information between user thread and microkernel. TCRs are static non-transient per-thread registers.

<table>
<thead>
<tr>
<th>Register</th>
<th>Size</th>
<th>Accessability</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>NotifyMask</td>
<td>32/64</td>
<td>W-only</td>
<td>see IPC</td>
</tr>
<tr>
<td>NotifyBits</td>
<td>32/64</td>
<td>R/W</td>
<td>see IPC</td>
</tr>
<tr>
<td>Acceptor</td>
<td>32/64</td>
<td>R/W</td>
<td>see IPC</td>
</tr>
<tr>
<td>PreemptedIP</td>
<td>32/64</td>
<td>R-only</td>
<td>see Scheduling</td>
</tr>
<tr>
<td>PreemptCallbackIP</td>
<td>32/64</td>
<td>R/W</td>
<td>see Scheduling</td>
</tr>
<tr>
<td>VirtualSender/ActualSender</td>
<td>32/64</td>
<td>R/W</td>
<td>see IPC</td>
</tr>
<tr>
<td>IntendedReceiver</td>
<td>32/64</td>
<td>R-only</td>
<td>see IPC</td>
</tr>
<tr>
<td>ErrorCode</td>
<td>32/64</td>
<td>R-only</td>
<td>see system-calls</td>
</tr>
<tr>
<td>ErrorFlags</td>
<td>8</td>
<td>R/W</td>
<td>see Scheduling</td>
</tr>
<tr>
<td>Cop Flags</td>
<td>8</td>
<td>W-only</td>
<td>see Miscellaneous</td>
</tr>
<tr>
<td>ExceptionHandler</td>
<td>32/64</td>
<td>R/W</td>
<td>see Miscellaneous</td>
</tr>
<tr>
<td>Pager</td>
<td>32/64</td>
<td>R/W</td>
<td>see Protocols</td>
</tr>
<tr>
<td>UserDefinedHandle</td>
<td>32/64</td>
<td>R/W</td>
<td>see Threads</td>
</tr>
<tr>
<td>ProcessorNo</td>
<td>32/64</td>
<td>R-only</td>
<td>see Miscellaneous</td>
</tr>
<tr>
<td>MyLocalId</td>
<td>32/64</td>
<td>R-only</td>
<td>see Threads, IPC</td>
</tr>
<tr>
<td>MyGlobalId</td>
<td>32/64</td>
<td>R-only</td>
<td>see Threads, IPC</td>
</tr>
</tbody>
</table>

**MyGlobalId**
- Global ID of the thread.

**MyLocalId**
- Local ID of the thread.

**ProcessorNo**
- The processor number on which the thread currently executes.
**UserDefinedHandle**

This field can be freely set and read by user threads. It can, e.g., be used for storing a thread number, a pointer to an additional user thread control block, etc.

---

**Generic Programming Interface**

The listed generic functions permit user code to access TCRs independently of the processor-specific TCR model. All functions are user-level functions; the microkernel is not involved.

```c
#include <l4/thread.h>

ThreadId MyLocalId ()
ThreadId MyGlobalId ()

Delivers the local/global ID of the currently running thread (see TCRs, page 16).

ThreadId Myself ()
    { MyGlobalId () }

int ProcessorNo ()
    Delivers the processor number the current thread is running on. Delivered value is a valid index into the processor description array (see Kernel Interface Page, page 4).

Word UserDefinedHandle ()

void SetUserDefinedHandle (Word NewValue)
    Delivers/sets the user defined handle of the currently running thread.

ThreadId Pager ()

void SetPager (ThreadId NewPager)
    Delivers/sets the pager for the currently running thread.

ThreadId ExceptionHandler ()

void SetExceptionHandler (ThreadId NewHandler)
    Delivers/sets the exception handler for the currently running thread.

void SetCopFlag (Word n)
void ClrCopFlag (Word n)
    Sets/clears coprocessor flag $c_n$.

Word ErrorCode ()
    Delivers the error code of the last system-call.

ThreadId IntendedReceiver ()
    Delivers the intended receiver of last received IPC (see IPC, page 58).

ThreadId ActualSender ()
    Delivers the actual sender of the last propagated IPC (see IPC, page 58).

void SetVirtualSender (ThreadId t)
    Sets the virtual sender for the next deceiving IPC (see IPC, page 58).

Word PreemptedIP ()
    Delivers the IP of the thread at the last signalled preemption.
```
void SetPreemptCallbackIP (Word ip)
    Sets the address for preemption callback.

Word NotifyMask ()
    Delivers the current NotifyMask of the thread.

Word NotifyBits ()
    Delivers the current NotifyBits of the thread.

void SetNotifyMask (Word mask)
    Sets the NotifyMask.

void SetNotifyBits (Word bits)
    Sets the NotifyBits field.

Code generators of IDL and other compilers are not restricted to the generic interface. They can use any processor-specific methods and optimizations to access TCRs.
2.3 EXCHANGE REGISTERS [Systemcall]

<table>
<thead>
<tr>
<th>ThreadId</th>
<th>dest</th>
<th>ThreadId</th>
<th>result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word</td>
<td>control</td>
<td>Word</td>
<td>control</td>
</tr>
<tr>
<td>Word</td>
<td>SP</td>
<td>Word</td>
<td>SP</td>
</tr>
<tr>
<td>Word</td>
<td>IP</td>
<td>Word</td>
<td>IP</td>
</tr>
<tr>
<td>Word</td>
<td>FLAGS</td>
<td>Word</td>
<td>FLAGS</td>
</tr>
<tr>
<td>ThreadId</td>
<td>pager</td>
<td>ThreadId</td>
<td>pager</td>
</tr>
<tr>
<td>Word</td>
<td>UserDefinedHandle</td>
<td>Word</td>
<td>UserDefinedHandle</td>
</tr>
</tbody>
</table>

Exchanges or reads a thread’s FLAGS, SP, and IP hardware registers as well as pager and UserDefinedHandle TCRs. Furthermore, thread execution can be suspended or resumed. The destination thread must be an active thread (see page 24) residing in the invoker’s address space.

Any IP, SP, or FLAGS modification changes the corresponding user-level registers of the addressed thread. In general, ongoing kernel activities are not influenced. However, a currently active IPC operation can be canceled or aborted. For details see the SR-bit specification below.

Modifications of the pager TCR and the UserDefinedHandle TCR become immediately effective, whether the destination thread executes in user mode or in kernel mode.

---

Input Parameters

**dest**

Thread ID of the addressed thread. This may be a local or a global ID. However, the addressed thread must reside in the current address space. Using a local thread ID might be substantially faster in some implementations.

**control**

<table>
<thead>
<tr>
<th>h p u f i s</th>
</tr>
</thead>
<tbody>
<tr>
<td>from (18/32)</td>
</tr>
</tbody>
</table>

- The s-flag refers to the SP register, i to IP, f to FLAGS, u to the UserDefinedHandle TCR, p to the pager TCR, and h to the H-flag. If a flag is set to 1, the register/state is overwritten by the corresponding input parameter. Otherwise, the corresponding input parameter is ignored and the register/state is not modified.

**SR**

Controls whether the addressed thread’s ongoing IPC operation should be canceled/aborted through the system call or not.

<table>
<thead>
<tr>
<th>S R</th>
</tr>
</thead>
<tbody>
<tr>
<td>S = 0</td>
</tr>
<tr>
<td>S = 1</td>
</tr>
<tr>
<td>R = 0</td>
</tr>
<tr>
<td>R = 1</td>
</tr>
</tbody>
</table>

**H**

Halts/resumes the thread if h = 1. Ignored for h = 0.

<table>
<thead>
<tr>
<th>H</th>
</tr>
</thead>
<tbody>
<tr>
<td>H = 0</td>
</tr>
<tr>
<td>H = 1</td>
</tr>
</tbody>
</table>
If \( d = 1 \) the result parameters \((IP, SP, FLAGS, UserDefinedHandle, pager, control)\) are delivered. If \( d = 0 \) the return values are undefined.

**from**

Specifies the thread number of the source-thread when \( r = 1 \).

If \( r = 1 \), user registers are copied from \( from \) to \( dest \). The user’s \( IP, SP \) are not copied. This is useful for implementing fork semantics.

**SP**

The current user-level stack pointer is set to \( SP \) if \( s = 1 \). Ignored for \( s = 0 \).

**IP**

The current user-level instruction pointer is set to \( IP \) if \( i = 1 \). Ignored for \( i = 0 \).

**FLAGS**

Sets the user-level processor flags of the thread if \( f = 1 \). Ignored for \( f = 0 \). The semantics of the \( FLAGS \) word depends on the processor type.

**UserDefinedHandle**

Sets the thread’s \( UserDefinedHandle \) TCR if \( u = 1 \). Ignored for \( u = 0 \).

**pager**

Sets the thread’s \( pager \) TCR if \( p = 1 \). Ignored for \( p = 0 \).

**Output Parameters**

**result \( \neq \) nilthread**, input parameter \( dest \) was a local thread ID

local thread ID of the addressed thread. \( EXCHANGeregisters \) succeeded.

**result \( \neq \) nilthread**, input parameter \( dest \) was a global thread ID

global thread ID of the addressed thread. \( EXCHANGeregisters \) succeeded.

**result = nilthread**

Operation failed. The ErrorCode TCR indicates the reason for the failure.

**ErrorCode [TCR]**

Set if \( result = \) nilthread. Undefined if \( result \neq \) nilthread.

- \( = 2 \) Invalid thread. The \( dest \) parameter specified an invalid thread ID, an inactive thread, or a thread within a different address space.

**control**

The control parameter is only valid if \( d = 1 \) and undefined otherwise.

- \( H \)

Reports whether the addressed thread was halted \((H = 1)\) or not \((H = 0)\) when \( EXCHANGeregisters \) was invoked. Note that this output \( control \) bit is independent of the input parameter \( control \).

- \( SR \)

Reports whether the addressed thread was within an IPC operation when \( EXCHANGeregisters \) was invoked. A value of 0 reports that the addressed thread was not within a send phase \((S = 0)\) or not within a receive phase \((R = 0)\), respectively. Note that these output \( control \) bits are independent of the input parameter \( control \).
\( R = 1 \) Operation was executed while the addressed thread was within the receive phase of an IPC operation. If the input control word had \( R = 1 \) the IPC operation was canceled or aborted.

\( S = 1 \) Operation was executed while the addressed thread was within the send phase of an IPC operation. If the input control word had \( S = 1 \) the IPC operation was canceled or aborted.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( SP )</td>
<td>Old user-level stack pointer of the thread, if ( d = 1 ) and undefined for ( d = 0 ).</td>
</tr>
<tr>
<td>( IP )</td>
<td>Old user-level instruction pointer of the thread, if ( d = 1 ) and undefined for ( d = 0 ).</td>
</tr>
<tr>
<td>( FLAGS )</td>
<td>Old user-level flags of the thread, if ( d = 1 ) and undefined for ( d = 0 ). The semantics of this word is processor specific.</td>
</tr>
<tr>
<td>( UserDefinedHandle )</td>
<td>Old content of thread’s ( UserDefinedHandle ) TCR, if ( d = 1 ) and undefined for ( d = 0 ).</td>
</tr>
<tr>
<td>( pager )</td>
<td>Old content of thread’s ( pager ) TCR, if ( d = 1 ) and undefined for ( d = 0 ).</td>
</tr>
</tbody>
</table>

**Pagefaults**

No pagefaults will happen.

---

**Generic Programming Interface**

System-Call Function:

```c
#include <l4/thread.h>

ThreadId ExchangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDefinedHandle, ThreadId pager, Word& old_control, old_sp, old_ip, old_flags, old_UserDefinedHandle, ThreadId& old_pager)
```

**Convenience Programming Interface**

Derived Functions:

```c
#include <l4/thread.h>

ThreadId GlobalId (ThreadId t) [GlobalIdOf]
{ if (IsLocalId (t)) ExchangeRegisters (t,0,−−⋯) else t }
Delivers global ID of specified local thread. Specifying a non-local thread delivers nilthread.

ThreadId LocalId (ThreadId t) [LocalIdOf]
{ if (IsGlobalId (t)) ExchangeRegisters (t,0,−−⋯) else t }
Delivers local ID of specified local thread. Specifying a non-local thread delivers nilthread.

Word UserDefinedHandle (ThreadId t) [UserDefinedHandleOf]
```
void Set_UserDefinedHandle (ThreadId t, Word handle)  
[Set_UserDefinedHandleOf]
Delivers/sets the user defined handle of specified local thread. Result of specifying a non-local thread is undefined.

ThreadId Pager (ThreadId t)  
[PagerOf]

void Set_Pager (ThreadId t, p)  
[Set_PagerOf]
Delivers/sets the pager for specified local thread. Result of specifying a non-local thread is undefined.

void Start (ThreadId t)
void Start (ThreadId t, Word sp, ip)  
[Start_Slp]
void Start (ThreadId t, Word sp, ip, flags)  
[Start_SlpFlags]
Resume execution of specified local thread (if halted). Abort any ongoing IPC operations. Optionally modify stack pointer, instruction pointer, and processor flags according to function parameters. Result of specifying a non-local thread is undefined.

ThreadId Stop (ThreadId t)
ThreadId Stop (ThreadId t, Word& sp, ip, flags)  
[Stop_SlpFlags]
Halt execution of specified local thread and return its current thread state. Do not abort any ongoing IPC operation. Optionally return thread’s stack pointer, instruction pointer, and processor flags in output parameters. Result of specifying a non-local thread is undefined.

ThreadId AbortReceive_and_stop (ThreadId t)
ThreadId AbortReceive_and_stop (ThreadId t, Word& sp, ip, flags)  
[AbortReceive_and_stop_SlpFlags]
As stop (), except any ongoing IPC receive operation is immediately aborted.

ThreadId AbortSend_and_stop (ThreadId t)
ThreadId AbortSend_and_stop (ThreadId t, Word& sp, ip, flags)  
[AbortSend_and_stop_SlpFlags]
As stop (), except any ongoing IPC send operation is immediately aborted.

ThreadId AbortIpc_and_stop (ThreadId t)
ThreadId AbortIpc_and_stop (ThreadId t, Word& sp, ip, flags)  
[AbortIpc_and_stop_SlpFlags]
As stop (), except any ongoing IPC send or receive operations are immediately aborted.

void Copy_regs (ThreadId src, ThreadId dest)
void Copy_regs (ThreadId src, ThreadId dest, Word sp, ip)  
[Copy_regs_Slp]

---

Support Functions:

#include <l4/thread.h>  

struct THREADSTATE { Word raw }

Bool ThreadWasHalted (ThreadState s)
Bool ThreadWasSending (ThreadState s)
Bool ThreadWasReceiving (ThreadState s)
Bool ThreadWasIpcing (ThreadState s)
    Query the thread state returned from one of the stop () functions.

Word ErrorCode ()
Word *ErrInvalidThread*
2.4 THREADCONTROL [Privileged Systemcall]

A privileged thread, e.g., the root server, can delete and create threads through this function. It can also modify the global thread ID (version field only) of an existing thread.

Threads can be created as active or inactive threads. Inactive threads do not execute but can be activated by active threads that execute in the same address space.

An actively created thread starts immediately by executing a short receive operation from its pager. (An active thread must have a pager.) The actively started thread expects a start message (MsgTag and two untyped words) from its pager. Once it receives the start message, it takes the value of MR$_1$ as its new IP, the value of MR$_2$ as its new SP, and then starts execution at user level with the received IP and SP.

Interrupt threads are treated as normal threads. They are active at system startup and can not be deleted or migrated into a different address space (i.e., SpaceSpecifier must be equal to the interrupt thread ID). When an interrupt occurs the interrupt thread sends an IPC to its pager and waits for an empty end-of-interrupt acknowledgment message (MR$_0$=0). Interrupt threads never raise pagefaults. To deactivate interrupt message delivery the pager is set to the interrupt thread’s own ID.

### Input Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>dest</td>
<td>Addressed thread. Must be a global thread ID. Only the thread number is effectively used to address the thread. If a thread with the specified thread number exists, its version bits are overwritten by the version bits of dest id and any ongoing IPC operations are aborted. Otherwise, the specified version bits are used for thread creations, i.e., a thread creation generates a thread with ID dest.</td>
</tr>
<tr>
<td>SpaceSpecifier</td>
<td>Creation. The space specifier specifies in which address space the thread will reside. Since address space do not have own IDs, a thread ID is used as SpaceSpecifier. Its meaning is: the new thread should execute in the same address space as the thread SpaceSpecifier. The first thread in a new address space is created with SpaceSpecifier = dest. This operation implicitly creates a new empty address space. Note that the new address space is created with an empty UTCB and KIP area. The space creation must therefore be completed by a SPACECONTROL operation before the thread(s) can execute.</td>
</tr>
<tr>
<td>SpaceSpecifier</td>
<td>Modification Only. The addressed thread dest is neither deleted nor created. Modifications can change the version bits of the thread ID, the associated scheduler, the pager, the send/receive redirector or the associated address space, i.e., migrate the thread to a new address space.</td>
</tr>
<tr>
<td>SpaceSpecifier</td>
<td>Deletion. The addressed thread dest is deleted. Deleting the last thread of an address space implicitly also deletes the address space.</td>
</tr>
<tr>
<td>scheduler</td>
<td>Defines the scheduler thread that is permitted to schedule the addressed thread. Note that the scheduler thread must exist when the addressed thread starts executing.</td>
</tr>
</tbody>
</table>
**scheduler = nilthread**  
The current scheduler association is not modified. This variant is illegal for a creating THREADCONTROL operation.

**pager ≠ nilthread**  
The pager of dest is set to the specified thread. If dest was inactive before, it is activated.

**pager = nilthread**  
The current pager association is not modified. If used with a creating THREADCONTROL operation, dest is created as an inactive thread.

**SendRedirector = nilthread**  
The current send-redirector setting for the specified thread is not modified.

**SendRedirector = anythread**  
The specified thread is allowed to send an IPC to any thread in the system.

**SendRedirector ≠ anythread, ≠ nilthread**  
The specified thread is only allowed to send an IPC to a local thread or to a thread in the same address space as the specified send-redirector. All other send operations will be deflected to the redirector, the redirected bit (see page 58) in the received message will be set, and the IntendedReceiver TCR will indicate the intended receiver of the message.

**ReceiveRedirector = nilthread**  
The current receive-redirector setting for the specified thread is not modified.

**ReceiveRedirector = anythread**  
The specified thread is allowed to receive an IPC from any thread in the system.

**ReceiveRedirector ≠ anythread, ≠ nilthread**  
The specified thread is only allowed to receive an IPC from a local thread or a thread in the same address space as the specified receive-redirector. All other send operations to the thread will be deflected to the redirector, the redirected bit (see page 58) in the received message will be set, and the IntendedReceiver TCR will indicate the intended receiver of the message.

**UtcbLocation ≠ -1**  
The start address of the UTCB of the thread is set to UtcbLocation. Upon thread activation, the UTCB must fit entirely into the UTCB area of the configured address space, and must be properly aligned according to the UtcbInfo field of the kernel interface page.

It is the application’s responsibility to ensure that UTCBs of multiple threads do not overlap. Changing the UtcbLocation of an already active thread is an illegal operation. Note that since a newly created space has an empty UTCB area, it is not possible to activate a thread in an address space which has not been properly configured with SPACECONTROL.

Note that if the s field of the UtcbInfo field is 0, then the location of the UTCB cannot be specified and is controlled by the kernel. In this case, a value of 0 for UtcbLocation must be provided to THREADCONTROL in order to activate a thread (see page 41).

**UtcbLocation = -1**  
The UTCB location is not modified.

**UtcbInfo [KernelInterfacePage Field]**

Permits to calculate the appropriate page size of the UTCB area fpage and specifies the size and alignment of UTCBs. Note that the size restricts the total number of threads that can reside in an address space.

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td>a</td>
<td>a</td>
<td>m</td>
</tr>
</tbody>
</table>

The minimal area size for an address space’s UTCB area is $2^s$. The size of the UTCB area limits the total number of threads $k$ to $2^{smk} \leq 2^s$. 

$^{s}$
m  

UTCB size multiplier.

\( a \)  

The UTCB location must be aligned to \( 2^a \). The total size required for one UTCB is \( 2^a \cdot m \).

---

### Output Parameters

**result**  

The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.

---

**ErrorCode [TCR]**  

Set if \( \text{result} = 0 \). Undefined if \( \text{result} \neq 0 \).

- \( = 1 \)  
  
  No privilege. Current thread does not have have privilege to perform the operation.

- \( = 2 \)  

  Unavailable thread. The \( \text{dest} \) parameter specified a kernel thread or an unavailable interrupt thread.

- \( = 3 \)  

  Invalid space. The \( \text{SpaceSpecifier} \) parameter specified an invalid thread ID, or activation of a thread in a not yet initialized space.

- \( = 4 \)  

  Invalid scheduler. The \( \text{scheduler} \) parameter specified an invalid thread ID, or was set to \( \text{nilthread} \) for a creating \( \text{THREADCONTROL} \) operation.

- \( = 6 \)  

  Invalid UTCB location. \( \text{UtcbLocation} \) lies outside of UTCB area, or attempt to change the \( \text{UtcbLocation} \) for an already active thread.

- \( = 8 \)  

  Out of memory. Kernel was not able to allocate the resources required to perform the operation.

- \( = 9 \)  

  An invalid redirector thread ID was specified, or a redirection-loop was detected.

---

### Pagefaults

No pagefaults will happen.

---

### Generic Programming Interface

**System-Call Function:**

```c
#include <l4/thread.h>

Word ThreadControl (ThreadId dest, SpaceSpecifier, Scheduler, Pager, SendRedirector, ReceiveRedirector, void* UtcbLocation)
```

---

### Convenience Programming Interface

**Derived Functions:**

```c
#include <l4/thread.h>
```
Word \texttt{AssociateInterrupt} \((\text{ThreadId InterruptThread, InterruptHandler})\)
\begin{verbatim}
    { ThreadControl (InterruptThread, InterruptThread, nilthread, InterruptHandler, nilthread, nilthread, -1) }
\end{verbatim}

Associate a handler thread with the specified interrupt source.

Word \texttt{DeassociateInterrupt} \((\text{ThreadId InterruptThread})\)
\begin{verbatim}
    { ThreadControl (InterruptThread, InterruptThread, nilthread, InterruptThread, nilthread, nilthread, -1) }
\end{verbatim}

Remove association between the specified interrupt source and any potential handler thread.

\textbf{void} \texttt{SetSendRedirector} \((\text{ThreadId Thread, ThreadId Redirector})\)
\begin{verbatim}
    { ThreadControl (Thread, Thread, nilthread, nilthread, Redirector, nilthread, -1) }
\end{verbatim}

Set the send-redirector of the specified thread.

\textbf{void} \texttt{SetReceiveRedirector} \((\text{ThreadId Thread, ThreadId Redirector})\)
\begin{verbatim}
    { ThreadControl (Thread, Thread, nilthread, nilthread, nilthread, Redirector, -1) }
\end{verbatim}

Set the receive-redirector of the specified thread.

---

Support Functions:

Word \texttt{ErrorCode} ()

Word \texttt{ErrNoPrivilege}

Word \texttt{ErrInvalidThread}

Word \texttt{ErrInvalidSpace}

Word \texttt{ErrInvalidScheduler}

Word \texttt{ErrUtcArea}

Word \texttt{ErrNoMem}

Word \texttt{ErrInvalidRedirector}
Chapter 3

Scheduling
3.1 THREADSWITCH  [Systemcall]

ThreadT dest void

The invoking thread releases the processor (non-preemptively) so that another ready thread can be processed.

### Input Parameter

- **dest = nilthread**  Processing switches to an undefined ready thread which is selected by the scheduler. (It might be the invoking thread.) Since this is “ordinary” scheduling, the thread gets a new timeslice.

- **dest ≠ nilthread**  If dest is ready, processing switches to this thread. In this “extraordinary” scheduling, the invoking thread donates its remaining timeslice to the destination thread. (This one gets the donation in addition to its ordinarily scheduled timeslices, if any.) If the destination thread is not ready or resides on a different processor, the system call operates as described for dest = nilthread.

### Pagefaults

No pagefaults will happen.

### Generic Programming Interface

**System-Call Function:**

```c
#include <l4/schedule.h>

void ThreadSwitch (ThreadId dest)
```

### Convenience Programming Interface

**Derived Functions:**

```c
#include <l4/schedule.h>

void Yield ()
{
    ThreadSwitch (nilthread)
}
```

Switch processing to a thread selected by the scheduler.
The system call can be used by schedulers to define the priority, timeslice length, and other scheduling parameters of threads. Furthermore, it delivers thread states.

The system call is only effective if the calling thread is defined as the destination thread’s scheduler (see thread control, page 24).

### Input Parameters

**dest**

Destination thread ID. The destination thread must be existent (but can be inactive) and the current thread must be defined as the destination thread’s scheduler (see thread control). Otherwise, the destination thread is not affected.

All further input parameters have no effect if the supplied value is $-1$, ensuring that the corresponding internal thread variable is not modified. The following description always refers to values $\neq -1$.

**prio**

New priority for destination thread. Must be less than or equal to current thread’s priority.

**processor control**

Specifies the processor number to which the thread should be migrated. The processor number must be valid, i.e., smaller than the total number of processors (see kernel interface page at page 3). Otherwise, the parameter is ignored. The first processor number is denoted as 0.

### Time controls

Time values are specified as values measured in microseconds. The size of the values matches the word-size of the machine architecture. Thus on a 32-bit system, a maximal time of 71 minutes is allowed, and 64-bit systems have practically no limit.

**ts len**

New timeslice length for the destination thread. A timeslice length of $\infty$, can be specified, encoded as 0. In that case, the thread never experiences a preemption due to exhausted timeslice. The specified value is always rounded up to the nearest possible timeslice length. In particular, a time period of 1 $\mu$s results in the shortest possible timeslice. Specifying $-1$ means that the timeslice length is not modified.
total quantum

Defines the total quantum for the thread. Exhaustion of the total quantum results in an RPC to the thread's scheduler (i.e., the current thread). (Re)writing the total quantum re-initializes the quantum, independent of the already consumed total quantum. A total quantum of \( \infty \) can be specified, encoded as 0. Specifying \(-1\) means that the total quantum is not modified. Writing the total quantum reinitializes the current timeslice. After the quantum is exhausted, the thread is preemted while the quantum is reloaded with \(ts\ len\) for the next timeslice.

Output Parameters

result

<table>
<thead>
<tr>
<th>(\sim (24/56))</th>
<th>tstate (8)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>tstate</strong> =</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td><em>Error.</em> The operation failed completely. The ErrorCode TCR indicates the reason for the failure.</td>
</tr>
<tr>
<td>1</td>
<td><em>Dead.</em> The thread is unable to execute or does not exist.</td>
</tr>
<tr>
<td>2</td>
<td><em>Inactive.</em> The thread is inactive/stopped.</td>
</tr>
<tr>
<td>3</td>
<td><em>Running.</em> The thread is ready to execute at user-level.</td>
</tr>
<tr>
<td>4</td>
<td><em>Pending send.</em> A user-invoked IPC send operation currently waits for the destination (recipient) to become ready to receive.</td>
</tr>
<tr>
<td>5</td>
<td><em>Sending.</em> A user-invoked IPC send operation currently transfers an outgoing message.</td>
</tr>
<tr>
<td>6</td>
<td><em>Waiting to receive.</em> A user-invoked IPC receive operation currently waits for an incoming message.</td>
</tr>
<tr>
<td>7</td>
<td><em>Receiving.</em> A user-invoked IPC receive operation currently receives an incoming message.</td>
</tr>
</tbody>
</table>

**ErrorCode [TCR]** Set if lower 8 bits of result = 0. Undefined if lower 8 bits of result \(\neq 0\).

\(= 1\) | No privilege. Current thread is not the scheduler of the destination thread. |
\(= 2\) | The dest parameter specified an invalid thread ID. |
\(= 5\) | Invalid parameter. The specified time-slice length, total quantum, priority, or processor number was invalid. |

**Time controls** Time values are specified in microseconds.

**rem ts**

| \(rem ts (64/32)\) |

Remainder of the current timeslice.

**rem total**

| \(rem total (64/32)\) |

Remaining total quantum of the thread.
Pagefaults

No pagefaults will happen.

---

Generic Programming Interface

System-Call Function:

```
#include <l4/schedule.h>

Word Schedule (ThreadId dest, ProcessorControl, prio, PreemptionControl)
```

Convenience Programming Interface

Derived Functions:

```
#include <l4/schedule.h>

Word Set_Priority (ThreadId dest, Word prio)
    { Schedule (dest, -1, -1, prio, -1) }

Word Set_ProcessorNo (ThreadId dest, Word ProcessorNo)
    { Schedule (dest, -1, ProcessorNo, -1, -1) }

Word Timeslice (ThreadId dest, Word & ts, Word & tq)
    Delivers the remaining timeslice and total quantum of the given thread.

Word Set_Timeslice (ThreadId dest, Word ts, Word tq)
    Sets the timeslice and total quantum of the given thread.
```

Support Functions:

```
Word ErrorCode ()
Word ErrNoPrivilege
Word ErrInvalidThread
Word ErrInvalidParam
```
3.3 Preempt Flags  [TCR]

The preemption flags TCR controls asynchronous preemptions (timeslice exhausted or activation of a higher-priority thread including device interrupts).

<table>
<thead>
<tr>
<th>Preempt Flags</th>
</tr>
</thead>
</table>
| \[ s \sim (2) \]  
| \[ s \sim (5) \]  

\( s = 0 \)  
Asynchronous preemptions are not signaled.

\( s = 1 \)  
Asynchronous preemptions are signaled as a callback by changing the thread’s restart instruction pointer to the value specified in the PreemptCallbackIP TCR. The thread’s instruction pointer at the time of interruption is saved in the PreemptedIP TCR.

---

### Generic Programming Interface

```
#include <l4/schedule.h>

Bool EnablePreemptionCallback ()
	Sets/resets the \( s \)-flag and delivers the old \( s \)-flag value (true = set).

Word PreemptedIP ()
	Returns the PreemptedIP TCR.

void SetPreemptCallbackIP (Word ip)
	Sets the PreemptCallbackIP TCR.
```
Chapter 4

Address Spaces and Mapping
4.1 Fpage [Data Type]

Fpages (Flexpages) are regions of the virtual address space. An fpage consists of all pages mapped actually in this region sans kernel mapped objects, i.e., kernel interface page and UTCBs. Fpages have a size of at least 1 K. For specific processors, the minimal fpage size may be larger; e.g., a Pentium processor offers a minimal page size of 4 K while the Alpha processor offers smallest pages of 8 K. Fpages smaller than the minimal page size are treated as nilpages. The kernel interface page (see page 3) specifies which page sizes are supported by the hardware/kernel. An fpage of size $2^s$ has a $2^s$-aligned base address $b$, i.e., $b \equiv 0 \pmod{2^s}$, where $s \geq 10$ for all architectures.

Mapped fpages are considered inseparable objects. That is, if an fpage is mapped, the mapper can not later partially unmapped the mapped page; the whole fpage must be unmapped in a single operation. The mappee can, however, separate the fpage and map fpages (objects) of smaller size. Partially unmapping an fpage might or might not work on some systems. The kernel will give no indication as to whether such an operation succeeded or not.

\[ \text{fpage} \left( b, 2^s \right) \]

$\frac{b}{2^{10}}$ (22/54) $s$ (6) 0 r w x

Special fpage encodings describe the complete user address space and the nilpage, an fpage which has no base address and a size of 0:

**complete**

\[ \begin{array}{c}
0 \ (22/54) \\
\hline
s = 1 \ (6) \\
\hline
0 \ r \ w \ x
\end{array} \]

**nilpage**

\[ \begin{array}{c}
0 \ (32/64) \\
\end{array} \]

**Access Rights**

**rwx**

The rwx bits define the accessibility of the fpage:

- **r** readable
- **w** writable
- **x** executable

A bit set to one permits the corresponding access to the newly-mapped/granted page provided that the mapper itself possesses that access right. If the mapper does not have the access right itself or if the bit is set to zero the mapped/granted page will not get the corresponding access right.

Note that processor architectures may impose restrictions on the access-right combinations. However, read-only (including execute), $rwx = 101$, and read/write/execute, $rwx = 111$, should be valid for any processor architecture. The kernel interface page (see page 3) specifies which access rights are supported in the processor architecture.

---

**Generic Programming Interface**

```c
#include <l4/space.h>

struct FPAGE { Word raw }
```

**Word Readable**

**Word Writable**
Word eXecutable
Word FullyAccessible
Word ReadExcOnly
Word NoAccess

Fpage Nilpage
Fpage CompleteAddressSpace

Bool IsNilFpage (Fpage f)
   { f == Nilpage }

Fpage Fpage (Word BaseAddress, int FpageSize ≥ 1K)
Fpage FpageLog2 (Word BaseAddress, int Log2FpageSize < 64)
Delivers an fpage with the specified location and size.

Word Address (Fpage f)
Word Size (Fpage f)
Word SizeLog2 (Fpage f)
Delivers address/size of specified fpage.

Word Rights (Fpage f)
void SetRights (Fpage& f, Word AccessRights)
   Delivers/sets the access rights for the specified fpage.

Fpage + (Fpage f, Word AccessRights) [FpageAddRights]
Fpage += (Fpage f, Word AccessRights) [FpageAddRightsTo]
Fpage − (Fpage f, Word AccessRights) [FpageRemoveRights]
Fpage −= (Fpage f, Word AccessRights) [FpageRemoveRightsFrom]
   Adds/removes specified access rights from fpage. Delivers new fpage value.
4.2 **UNMAP** [Systemcall]

```
Word control → void
```

The specified fpages (located in MR $0...k$) are unmapped. Fpages are mapped as part of the IPC operation (see page 55).

---

**Input Parameters**

<table>
<thead>
<tr>
<th>control</th>
</tr>
</thead>
<tbody>
<tr>
<td>$0_{(25/57)}$</td>
</tr>
</tbody>
</table>

$k$ Specifies the highest MR $k$ that holds an fpage to be unmapped. The number of fpages is thus $k + 1$.

$f = 0$ The fpages are unmapped recursively in all address spaces in which threads of the current address space have mapped them before. However, the fpages remain unchanged in the current address space.

$f = 1$ The fpages are unmapped like in the $f = 0$ case and, in addition, also in the current address space.

---

**FpageList MR $0...k$** Fpages to be processed.

<table>
<thead>
<tr>
<th>Fpage MR $i$</th>
</tr>
</thead>
<tbody>
<tr>
<td>fpage $28/58$</td>
</tr>
</tbody>
</table>

Fpage to be unmapped. (The term *unmapped* is used even if effectively no access right is removed.) A nilpage specifies a no-op.

0$rwx$ Any access bit set to 1 revokes the corresponding access right. A 0-bit specifies that the corresponding access right should not be affected. Typical examples:

- **=0111** Complete unmap of the fpage.
- **=0010** Partial unmap, revoke writability only. As a result, the fpage is set to read-only.
- **=0000** No unmap. This case is particularly useful if only dirty and accessed bits should be read and reset without changing the mapping.

---

**Output Parameters**

**FpageList MR $0...k$** The accessed status bits in the fpages are updated.
The status bits *Referenced*, *Written*, and *eXecuted* of all pages processed by the unmap operation are reset and the bitwise OR-ed old values of all the processed pages are delivered in MR_0..k.

For processors that do not differentiate between read access and execute access, the R and X bits are unified: either both are set or both are reset. Resetting status bits is not a recursive operation. However, the status bit values for pages within the current space will also reflect accesses performed on recursive mappings.

### R = 0

No part of the fpage has been *Referenced* after the last unmap operation (or after the initial map operation). This includes all recursively mapped pages.

Remark: The meaning of *referenced* slightly differs from *read*. Not being referenced means that not only no read access but that also no write and execute access occurred.

### R = 1

At least one page of the specified fpage (including all recursive mappings) has been referenced after the last unmap operation (or after the initial map operation). All in-kernel R bits are reset.

Remark: The meaning of *referenced* slightly differs from *read*. Write accesses and execute accesses also set the R bit.

### W = 0

No part of the fpage has been written after the last unmap operation (or after the initial map operation), i.e., the fpage is *clean*. This includes all recursively mapped pages.

### W = 1

At least one page of the specified fpage (including all recursive mappings) has been written after the last unmap operation (or after the initial map operation), i.e., the fpage is *dirty*. All in-kernel dirty bits are reset.

### X = 0

No part of the fpage has been *eXecuted* after the last unmap operation (or after the initial map operation). This includes all recursively mapped pages.

### X = 1

At least one page of the specified fpage (including all recursive mappings) has been executed after the last unmap operation (or after the initial map operation). All in-kernel X bits are reset.

Remark: For processors that do not differentiate between read and execute accesses, the X bit is set to 1 iff R = 1.

---

### Pagefaults

No pagefaults will happen.

---

### Generic Programming Interface

**System-Call Function:**

```c
#include <l4/space.h>

void Unmap (Word control)
```

### Convenience Programming Interface

**Derived Functions:**

```c
#include <l4/space.h>

Fpage Unmap (Fpage f) [UnmapFpage]
{
    LoadMR (0, f); Unmap (0); StoreMR (0, f); f
}

void Unmap (Word n, Fpage& [n] fpages) [UnmapFpages]
{
    LoadMRs (0, n, fpages); Unmap (n - 1); StoreMRs (0, n, fpages);
}
```

Recursively unmaps the specified fpage(s) from all address spaces except the current one.
void Flush (Word n, Fpage& [n] fpages)
{ LoadMRs (0, n, fpages); Unmap (64 + n - 1); StoreMRs (0, n, fpages); }
Recursively unmaps the specified fpage(s) from all address spaces, including the current one.

Fpage GetStatus (Fpage f)
{ LoadMR (0, f - FullyAccessible); Unmap (0); StoreMR (0, f); f }
Resets and delivers the status bits of the specified fpage.

Bool WasReferenced (Fpage f)
Bool WasWritten (Fpage f)
Bool WasExecuted (Fpage f)
Checks the status bits of specified fpage. The specified fpage must be the output of an Unmap (), Flush (), or GetStatus () function.
4.3 **SPACECONTROL**  

A privileged thread, e.g., the root server, can configure address spaces through this function.

### Input Parameters

**SpaceSpecifier**  
Since address spaces do not have ids, a thread ID is used as `SpaceSpecifier`. It specifies the address space in which the thread resides. The `SpaceSpecifier` thread must exist although it may be inactive or not yet started. In particular, the thread may reside in an empty address space that is not yet completely created.

**KernelInterfacePageArea**  
Specifies the fpage where the kernel should map the kernel interface page. The supplied fpage must have a size specified in the `KipAreaInfo` field of the kernel interface page, must fit entirely into the user-accessible part of the address space and must not overlap with the UTCB area (see below). Address 0 of the kernel interface page is mapped to the fpage’s base address. The value is ignored if there is at least one active thread in the address space.

Note that when the `s` field of the `KipAreaInfo` is 0, the KIP area is not part of the user address space and cannot be controlled. In this case, a value of 0 must be passed in `KernelInterfacePageArea`.

**KipAreaInfo**  
Permits calculation of the appropriate page size of the KernelInterface area fpage.

\[
\sim \left( \frac{26}{58} \right) \quad s \ (0)
\]

The size of the kernel interface page area for an address space is \(2^s\). A size of 0 indicates that the KIP area is not part of the user address space and cannot be controlled.

**UtcbArea**  
Specifies the fpage where the kernel should map the UTCBs of all threads executing in the address space. The fpage must fit entirely into the user-accessible part of an address space and must not overlap with the KIP area. The fpage size has to be at least the smallest supported hardware-page size. In fact, the size of the UTCB area restricts the maximum number of threads that can be created in the address space. See the kernel interface page for the space and alignment that is required for UTCBs.

The value is ignored if there is at least one active thread in the address space.

Note that when the `s` field of the `UtcInfo` is 0, the UTCB area is outside the user’s accessible virtual-address space as defined in the KIP. The UTCB area address is controlled by the kernel and the standard architecture defined method of finding the UTCB address applies. In this case, a value of 0 must be passed in `UtcbArea`. 
**UtcbInfo** [KernelInterfacePage Field]

Permits to calculate the appropriate page size of the UTCB area $f_{page}$ and specifies the size and alignment of UTCBs. Note that the size restricts the total number of threads that can reside in an address space.

<table>
<thead>
<tr>
<th>$\sim$ (10/42)</th>
<th>$s$ (6)</th>
<th>$\alpha$ (6)</th>
<th>$m$ (10)</th>
</tr>
</thead>
</table>

$s$ The minimal area size for an address space’s UTCB area is $2^s$. The size of the UTCB area limits the total number of threads $k$ to $2^s \alpha^k \leq 2^s$. A size of 0 indicates that the UTCB is not part of the user address space and cannot be controlled (see page 41).

$m$ UTCB size multiplier.

$\alpha$ The UTCB location must be aligned to $2^\alpha$. The total size required for one UTCB is $2^s \alpha^m$.

**control**

The control field is architecture specific (see architecture specific Space Control section). It is undefined for some architectures, but should for reasons of upward compatibility be set to zero.

**Output Parameters**

**result**

The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.

**ErrorCode** [TCR] Set if $result = 0$. Undefined if $result \neq 0$.

- $= 1$ No privilege. Current thread does not have privilege to perform operation.
- $= 3$ Invalid space. The $SpaceSpecifier$ parameter specified an invalid thread ID.
- $= 6$ Invalid UTCB area. Specified UTCB area too small (see UTCB info on page 4) or not within user accessible virtual memory region (see Memory Descriptors on page 6).
- $= 7$ Invalid KIP area. Specified KIP area too small (see KIP area info on page 4) or not within user accessible virtual memory region (see Memory Descriptors on page 6) or KIP area overlaps with UTCB area.

**control**

Delivers the space control value that was effective for the thread when the operation was invoked. The value is architecture specific.

**Pagefauts**

No pagefautls will happen.

**Generic Programming Interface**

**System-Call Function:**

```c
#include <l4/space.h>
```
Word \texttt{SpaceControl} \ (ThreadId \texttt{SpaceSpecifier}, \texttt{Word control}, \texttt{Fpage KernelInterfacePageArea}, \texttt{UtcbArea}, \texttt{Word\& old\_Control})

---

**Convenience Programming Interface**

**Support Functions:**

- Word \texttt{ErrorCode} ()
- Word \texttt{ErrNoPrivilege}
- Word \texttt{ErrInvalidSpace}
- Word \texttt{ErrUtcbArea}
- Word \texttt{ErrKipArea}
Chapter 5

IPC
5.1 Messages And Message Registers (MRs)  [Virtual Registers]

Messages can be sent and received through the IPC system call (see page 55). Basically, the sender writes a message into the sender’s message registers (MRs) and the receiver reads it from the receiver’s MRs. A kernel will always support at least 8 message registers and no more than 64. The actual number of message registers supported is a kernel configuration option and is indicated in the Virtual Reg Info field of the kernel interface page. A message can use some or all MRs to transfer untyped words; it can include fpages which are also specified using MRs.

MRs are virtual registers (see page 11), but they are more transient than TCRs. MRs are read-once registers: once an MR has been read, its value is undefined until the MR is written again. The send phase of an IPC implicitly reads all MRs; the receive phase writes the received message into MRs.

The read-once property permits to implement MRs not only by special registers or memory locations, but also by general registers. Writing to such an MR has to block the corresponding general register for code-generator use; reading the MR can release it. Typically, code generated by an IDL compiler will load MRs just before an IPC system call and store them to user variables just afterwards.

Messages

A message consists of up to 3 sections: the mandatory message tag, followed by an optional untyped-words section, followed by an optional typed-items section. The message tag is always held in MR[0]. It contains message control information and the message label which can be freely set by the user. The kernel associates no semantics with it. Often, the message label is used to encode a request key or to define the method that should be invoked by the message.

(MsgTag [MR0]

| label (16/48) | flags (4) | t (6) | u (6) |

- **u**: Number of untyped words following word 0. MR[1...u] hold the untyped words. u = 0 denotes a message without untyped words. If u is greater than the architecture defined number of MRs (n), only n MRs will be copied.

- **t**: Number of typed-item words following the untyped words or the message tag if no untyped words are present. The typed items use MR[u+1...u+t]. A message without typed items has t = 0.

- **flags**: Message flags, see IPC system call, page 55.

- **label**: Freely available, often used to specify the request type or invoked method.

**untyped words [MR1...u]**

The optional untyped-words section holds arbitrary data that is untyped from the kernel’s point of view. The data is simply copied to the receiver. The kernel associates no semantics with it.

**typed items [MRu+1...u+t]**

The optional typed-items section is a sequence of items such as map items (page 50), and grant items (page 52). Typed message items have their type encoded in the lower-most 4 bits of their first word:

- XXX1 Reserved
- 0000 Reserved
- 1000 MapItem see page 50
- 1010 GrantItem see page 52
- 1100 Reserved
- 1110 Reserved
Example Messages

\textbf{struct (label, Word [2] w)}

\begin{verbatim}
Word w_2 (32/64)  MR_2
Word w_1 (32/64)  MR_1
label (16/48)     flags  t = 0  u = 2  MR_0
\end{verbatim}

\textbf{struct (label, MapItem m)}

\begin{verbatim}
MapItem m       1000  MR_1,2
label (16/48)   flags  t = 2  u = 0  MR_0
\end{verbatim}

\textbf{struct (label, Word [3] w, MapItem m, GrantItem g)}

\begin{verbatim}
GrantItem g     1010  MR_6,7
MapItem m       1000  MR_4,5
Word w_3 (32/64) MR_3
Word w_2 (32/64) MR_2
Word w_1 (32/64) MR_1
label (16/48)   flags  t = 6  u = 3  MR_0
\end{verbatim}

\section*{Generic Programming Interface}

The listed generic functions permit user code to access message registers independently of the processor-specific MR model. All functions are user-level functions; the microkernel is not involved.

\textbf{MsgTag}

\begin{verbatim}
#include <l4/ipc.h>

\textbf{struct MsgTag \{ Word raw \}}

\textbf{MsgTag Niltag}

\hspace{1cm} A message tag with no untyped or typed words, no label, and no flags.

\textbf{Bool == (MsgTag l, r)} \hspace{1cm} [IsMsgTagEqual]

\textbf{Bool != (MsgTag l, r)} \hspace{1cm} [IsMsgTagNotEqual]

\hspace{1cm} Compares all field values of two message tags.
\end{verbatim}
**Word Label** (Msg Tag t)
**Word UntypedWords** (Msg Tag t)
**Word TypedWords** (Msg Tag t)

Delivers the message label, number of untyped words, and number of typed words, respectively.

\[ \text{MsgTag} + \text{MsgTag t, Word label} \] \[ \text{[MsgTagAddLabel]} \]
\[ \text{MsgTag} += \text{MsgTag t, Word label} \] \[ \text{[MsgTagAddLabelTo]} \]

Adds a label to a message tag. Old label information is overwritten by the new label.

\[ \text{Set_MsgTag} (\text{MsgTag t}) \]

Delivers/sets MR_0.

---

**Convenience Programming Interface**

**IDL-compiler generated Operations**

IDL code generators are not restricted to the generic interface for accessing MRs. Instead, they can use processor-specific methods and thus generate heavily optimized code for MR access.

However, such processor-specific MR operations are not generally defined and should be used exclusively by processor-specific IDL code generators. All other programs must use the operations defined in this generic interface.

**Msg**

```c
#include <l4/ipc.h>
struct Msg { Word raw[64] };
```

```c
void Put (Msg& msg, Word l, int u, Word& [u] ut, int t,
    {MapItem, GrantItem }& Items) \[ \text{[MsgPut]} \]
    Loads the specified parameters into the memory object msg. The parameters u and t respectively indicate number of untyped words and number of typed words (i.e., the total size of all typed items). It is assumed that the msg object is large enough to contain all items.

void Get (Msg& msg, Word& ut,
    {MapItem, GrantItem }& Items) \[ \text{[MsgGet]} \]
    Stores the msg object into the specified parameters. Type consistency between the message in the memory object and the specified parameter list is not checked.

MsgTag MsgTag (Msg& msg) \[ \text{[MsgMsgTag]} \]
void Set_MsgTag (Msg& msg, MsgTag t) \[ \text{[Set_MsgTag]} \]
    Delivers/sets the message tag of the msg object.

Word Label (Msg& msg) \[ \text{[MsgLabel]} \]
void Set_Label (Msg& msg, Word label) \[ \text{[Set_MsgLabel]} \]
    Delivers/sets the label of the msg object.

void Load (Msg& msg) \[ \text{[MsgLoad]} \]
    Loads message registers MR_0... from the msg object.

void Store (MsgTag t, Msg& msg) \[ \text{[MsgStore]} \]
    Stores the message tag t and the current message beginning with MR_1 to the memory object msg. The number of message registers to be stored is derived from t.
void **Clear** (Msg & msg)  
Empties the msg object (i.e., clears the message tag).

void **Append** (Msg & msg, Word w)  
void **Append** (Msg & msg, MapItem m)  
void **Append** (Msg & msg, GrantItem g)  
Appends an untyped or a typed item to the msg object. It is assumed that there is enough memory in the msg object to contain the new item.

void **Put** (Msg & msg, Word u, Word w)  
Puts an untyped word at untyped word position u (first untyped word has position 0) in the msg object. It is assumed that the object contains at least u + 1 untyped words.

void **Put** (Msg & msg, Word t, MapItem m)  
void **Put** (Msg & msg, Word t, GrantItem g)  
Puts a typed item into the msg object, starting at typed word position t (first typed word has position 0). It is assumed that the object has enough typed words to contain the new item.

Word **Get** (Msg & msg, Word u)  
Word **Get** (Msg & msg, Word t, MapItem & m)  
Word **Get** (Msg & msg, Word t, GrantItem & g)  
Delivers the untyped words at position u. It is assumed that the object contains at least u + 1 untyped words.

Low-Level MR Access

#include <l4/ipc.h>

void **StoreMR** (int i, Word & w)  
void **LoadMR** (int i, Word w)  
Delivers/sets MR i.

void **StoreMRs** (int i, k, Word & [k] w)  
void **LoadMRs** (int i, k, Word & [k] w)  
Stores/loads MR i...i+k−1 to/from memory.
5.2 MapItem  [Data Type]

An fpage (see page 36) or IO fpage that should be mapped is sent to the mappee as part of a message. A map operation is a no-op within the same address space. The fpage is specified by a two-word descriptor:

<table>
<thead>
<tr>
<th>snd fpage (28/60)</th>
<th>0 r w x</th>
</tr>
</thead>
<tbody>
<tr>
<td>snd base / 1024 (22/54)</td>
<td>0 (6) 1 0 0 0</td>
</tr>
</tbody>
</table>

access rights rwx The effective access rights for the newly mapped page are calculated by bitwise AND-ing the access rights specified in the snd fpage and the access rights that the mapper itself has on that fpage. As such, the mapper can restrict the effective access rights but not widen them.

snd base The send base specifies the semantics of the map operation if the size of the snd fpage is larger or smaller than the window in which the receiver is willing to accept a mapping (see page 53). If the size of the snd fpage, 2^s, is larger than the receive window, 2^r, the send base indicates which region of the snd fpage is transmitted. More precisely:

\[
\text{send region} = fpage(\text{addr}_s + 2^k 2^r, 2^r), \text{ for some } k \geq 0:
\]
\[
\text{addr}_s + 2^k 2^r \leq \text{addr}_s + (\text{snd base mod } 2^r) < \text{addr}_s + 2^k 2^r + 2^r
\]
and where \( \text{addr}_s \) is the base address of the snd fpage. If the size of the snd fpage, 2^s, is smaller than the receive window, 2^r, the send base indicates where in the receive window the snd fpage is mapped. More precisely:

\[
\text{receive region} = fpage(\text{addr}_r + 2^s k, 2^s), \text{ for some } k \geq 0:
\]
\[
\text{addr}_r + 2^s k \leq \text{addr}_r + (\text{snd base mod } 2^r) < \text{addr}_r + 2^s k + 2^s
\]
and where \( \text{addr}_r \) is the base address of the receive window.

Pages already mapped in the mappee’s address space that would conflict with new mappings are implicitly unmapped before new pages are mapped. For performance reasons extension of access rights is possible without prior unmapping, iff the very same mapping already exists. This is the case, when

- the mapper maps from the same address space as the existing mapping; and
- the mapper maps from the same virtual source address as the existing mapping; and
- the mapper maps to the same virtual destination address as the existing mapping; and
- the object (physical address) is the same as the existing mapping.

Access rights can not be revoked by mapping. The access rights of the resulting mapping are a bitwise OR of the existing and the new mapping’s access rights. Access rights are not extended recursively.

---

Generic Programming Interface

```c
#include <l4/ipc.h>

struct MAPITEM { Word raw[2] }
```

MapItem MapItem (Fpage f, Word SndBase)

Delivers a map item with the specified fpage and send base.
Bool MapItem (MapItem m) \[IsMapItem\]
Delivers true if map item is valid. Otherwise delivers false.

Fpage SndFpage (MapItem m) \[MapItemSndFpage\]

Word SndBase (MapItem m) \[MapItemSndBase\]
Delivers fpage/send base of map item.
### 5.3 GrantItem [Data Type]

An fpage (see page 36) or IO fpage that should be granted is sent to the mappee as part of a message. It is specified by a two-word descriptor:

<table>
<thead>
<tr>
<th>snd fpage (28/60)</th>
<th>0 r w x</th>
<th>MR ( i+1 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>snd base / 1024 (22/54)</td>
<td>0 (6)</td>
<td>1 0 1 0</td>
</tr>
</tbody>
</table>

**access rights rwx** The effective access rights for the granted page are calculated by bitwise anding the access rights specified in the snd fpage and the access rights that the mapper itself has on that fpage. As such, the granter can restrict the effective access rights but not widen them.

**snd base** The send base specifies the semantics of the map operation if the size of the snd fpage is larger or smaller than the window in which the receiver is willing to accept a mapping (see page 53). If the size of the snd fpage, \( 2^s \), is larger than the receive window, \( 2^r \), the send base indicates which region of the snd fpage is transmitted. More precisely:

\[
\text{send region} = fpage \left( \text{addr}_s + 2^r k, 2^r \right), \text{ for some } k \geq 0:
\]

\[
\text{addr}_s + 2^r k \leq \text{addr}_s + (\text{snd base mod } 2^r) < \text{addr}_s + 2^r k + 2^r
\]

and where \( \text{addr}_s \) is the base address of the snd fpage. If the size of the snd fpage, \( 2^s \), is smaller than the receive window, \( 2^r \), the send base indicates where in the receive window the snd fpage is mapped. More precisely:

\[
\text{receive region} = fpage \left( \text{addr}_r + 2^s k, 2^s \right), \text{ for some } k \geq 0:
\]

\[
\text{addr}_r + 2^s k \leq \text{addr}_r + (\text{snd base mod } 2^s) < \text{addr}_r + 2^s k + 2^s
\]

and where \( \text{addr}_r \) is the base address of the receive window.

Pages already mapped in the grantee’s address space that would conflict with new mappings are implicitly unmapped before new pages are mapped.

---

**Generic Programming Interface**

```c
#include <l4/ipc.h>

struct GrantItem { Word raw[2] }

GrantItem GrantItem (Fpage f, Word SndBase)  \[GrantItemSndFpage\]
  Delivers a grant item with the specified fpage and send base.

Bool GrantItem (GrantItem g) \[IsGrantItem\]
  Delivers true if grant item is valid. Otherwise delivers false.

Fpage SndFpage (GrantItem g) \[GrantItemSndFpage\]
  Delivers fpage/send base of grant item.
```

**Word SndBase (GrantItem g)** \[GrantItemSndBase\]
  Delivers fpage/send base of grant item.
5.4 IPC Control Registers (TCRs)  [Virtual Registers]

IPC control registers are TCRs which are used to control certain IPC operations.

### Acceptor [TCR]

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RcvWindow</td>
<td>(28/60)</td>
</tr>
<tr>
<td></td>
<td>Specifies which typed items are accepted when a message is received.</td>
</tr>
<tr>
<td>α</td>
<td>Asynchronous notifications are accepted iff α = 1.</td>
</tr>
</tbody>
</table>

#### NotifyMask [TCR]

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(32/64)</td>
</tr>
<tr>
<td></td>
<td>The asynchronous notification receive mask. Specifies which incoming</td>
</tr>
<tr>
<td></td>
<td>asynchronous notification bits are accepted when a asynchronous</td>
</tr>
<tr>
<td></td>
<td>notification message is received.</td>
</tr>
</tbody>
</table>

#### NotifyBits [TCR]

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(32/64)</td>
</tr>
<tr>
<td></td>
<td>The asynchronous notification received bits. Specifies which incoming</td>
</tr>
<tr>
<td></td>
<td>asynchronous notification bits have been received.</td>
</tr>
</tbody>
</table>

---

**Generic Programming Interface**

The listed generic functions permit user code to access the IPC control registers. All functions are user-level functions; the microkernel is not involved.

#### Acceptor

```c
#include <l4/ipc.h>

struct Acceptor { Word raw }

Acceptor UntypedWordsAcceptor
Acceptor AsynchItemsAcceptor
Acceptor MapGrantItems (Fpage RcvWindow)
```

Delivers an acceptor which allows untyped words or mappings and grants.

### Acceptor Operations

- `Acceptor + (Acceptor l, r)`  \[AddAcceptor\]
- `Acceptor += (Acceptor l, r)`  \[AddAcceptorTo\]
  - Adds map or grant items to an acceptor. Adding a non-nil receive window will replace an existing window.

- `Acceptor − (Acceptor l, r)`  \[RemoveAcceptor\]
- `Acceptor −= (Acceptor l, r)`  \[RemoveAcceptorFrom\]
  - Removes mapping or grants items from an acceptor. Removing a non-nil receive window will deny all mappings or grants, regardless of the size of the receive window.

- `Bool MapGrantItems (Acceptor a)`  \[HasMapGrantItems\]
  - Checks whether mappings are allowed.
Fpage RcvWindow (Acceptor a)
Delivers the address space window where mappings and grants are accepted. Delivers nilpage if mappings or grants are not allowed.

void Accept (Acceptor a)
Sets acceptor.

Acceptor Accepted ()
Returns the current acceptor.

void Set NotifyMask (Word mask)
Sets the asynchronous notification receive mask.

Word Get NotifyMask ()
Returns the asynchronous notification receive mask.

void Set NotifyBits (Word bits)
Sets the asynchronous notification received bits.

Word Get NotifyBits ()
Returns the asynchronous notification received bits.
5.5 IPC [Systemcall]

IPC is the fundamental operation for inter-process communication and synchronization. It can be used for intra- and inter-address-space communication. All communication, with the exception of asynchronous notification, is unbuffered and synchronous in nature: a message is transferred from the sender to the recipient if and only if the recipient has invoked a corresponding IPC operation. The sender blocks until this happens or returns immediately depending on parameters specified by the sender.

IPC can be used to copy data as well as to map or grant fpages from the sender to the recipient. For the description of messages see page 46. A single IPC call combines an optional send phase and an optional receive phase. Which phases are included is determined by the parameters to and FromSpecifier. Transitions between send phase and receive phase are atomic.

Asynchronous notification provides asynchronous delivery of notification bits, encoded as a single word of data (NotifyBits). Notification bits are accumulated: Received notification bits are bitwise-OR'ed into NotifyBits. No other buffering occurs.

IPC operations are also controlled by MRs, and some TCRs.

Variants

To enable implementation-specific optimizations, there exist two variants of the IPC system call. Functionally, both variants are identical. Transparently to the user, a kernel implementation can unify both variants or implement differently optimized functions.

<table>
<thead>
<tr>
<th>IPC</th>
<th>Default IPC function. Must always be used except if all criteria for using LIPC are fulfilled.</th>
</tr>
</thead>
<tbody>
<tr>
<td>LIPC</td>
<td>IPC function that may be optimized for sending messages to local threads. Should be used whenever it is absolutely clear that in the overwhelming majority of all invocations</td>
</tr>
<tr>
<td></td>
<td>• a send phase is included; and</td>
</tr>
<tr>
<td></td>
<td>• the destination thread is specified as a local thread ID; and</td>
</tr>
<tr>
<td></td>
<td>• a receive phase is included; and</td>
</tr>
<tr>
<td></td>
<td>• the destination thread runs on the same processor; and</td>
</tr>
<tr>
<td></td>
<td>• the ReceiveBlock is set, and</td>
</tr>
<tr>
<td></td>
<td>• the IPC includes no map/grant operations.</td>
</tr>
</tbody>
</table>

Asynchronous notification

The a flag in the Acceptor provides a means to enable or disable asynchronous notifications on a per-thread basis. When set, this flag specifies that notification bits may be delivered to this thread. When cleared, notification bits are not delivered to this thread. Thus when this flag is set, the thread is deemed to be accepting notifications.

When the a flag is set in the message tag, an asynchronous notification operation is specified. An asynchronous notification send operation delivers notification bits to the destination thread iff the thread is accepting notifications, but regardless of whether the destination thread has invoked the corresponding IPC receive operation. If the destination thread is not accepting notifications, the operation fails with error code NotAccepted.

Each thread in the system has a single word-sized NotifyBits TCR, which contains received notification bits. If an asynchronous notification operation specifies a send phase, a notification word in MR1 is delivered to the destination thread by accumulating bits in the destination thread’s NotifyBits TCR: the value of MR1 is bitwise-OR’ed to the destination thread’s NotifyBits TCR.

All threads have a NotifyMask TCR which specifies a mask of incoming notification bits requested. If an asynchronous notification operation specifies a receive phase, the thread will block until at least one of the requested notification bits is
received. If a normal IPC operation specifies a receive phase where FromSpecifier = anythread, and no send operations are pending to the thread, any pending requested notification bits will be received immediately.

The kernel uses \( x = (\text{NotifyBits} \& \text{NotifyMask}) \) to test for requested notification bits. The requested notification bits \( x \) are delivered via IPC in MR 1. The kernel atomically clears the delivered bits \( x \) from NotifyBits. Note that it is not possible to determine which thread sent the notification bits and the IPC FromSpecifier is ignored for an asynchronous notification receive operation.

The NotifyBits and NotifyMask TCRs are located in the UTCB and it is a valid optimization to check the NotifyBits directly without performing an IPC operation.

The kernel associates no semantics with different asynchronous notification bits, this is left to application code.

---

**Input Parameters**

- \( to = \text{nilthread} \)  
  IPC includes no send phase.  

- \( to \neq \text{nilthread} \)  
  Destination thread; IPC includes a send phase

**FromSpecifier = nilthread**  
IPC includes no receive phase.

**FromSpecifier = anythread**  
IPC includes a receive phase. Incoming messages are accepted from any thread (including hardware interrupts). Asynchronous notifications are received if the \( a \) flag is set in the Acceptor.

**FromSpecifier = anylocalthread**  
IPC includes a receive phase. Incoming messages are accepted from any thread that resides in the current address space.

**FromSpecifier \neq \text{nilthread, anythread, anylocalthread}**  
IPC includes a receive phase. Incoming messages are accepted only from the specified thread. (Note that hardware interrupts can be specified.)

**MsgTag [MR0]**

<table>
<thead>
<tr>
<th>Label (16/48)</th>
<th>s</th>
<th>r</th>
<th>p</th>
<th>t (6)</th>
<th>u (6)</th>
</tr>
</thead>
</table>

Message head of the message to be sent. Only the upper 16/48 bits are freely available. The lower 16 bits hold the SndControl parameter. It describes the message to be sent and contains some control bits; ignored if no send phase.

- \( u \)  
  Number of untyped words following word 0. MR \( 1...u \) hold the untyped words. \( u = 0 \) denotes a message with no untyped words.

- \( t \)  
  Number of words holding typed items that follow the untyped words (or the message tag if no untyped words are present). The typed items use MR \( u+1 \) and following MRs, potentially up to architecture max MR \( n \). \( t = 0 \) denotes a message without typed items.

- \( p=0 \)  
  Normal (unpropagated) send operation. The recipient gets the original sender’s id.
Propagating send operation. The VirtualSender TCR specifies the id of the originator thread.
(i.e., the thread to send the message on behalf of). If originator thread and current sender, or
current sender and receiver reside in the same address space, propagation is always permitted.
Otherwise, IPC occurs unpropagated. Propagation is also allowed if the originator thread is an
interrupt thread waiting (closed) for the current thread, or if the current sender is a redirector
for the originator thread (or there exists a chain of redirectors from the originator to the current
sender).
If propagation is permitted, the receiver receives the originator’s id instead of the current sender’s
id, the p bit in the receiver’s MsgTag is set, and the current sender’s id is stored in the receiver’s
ActualSender TCR. If the originator thread is waiting (closed) for a reply from the current sender,
the originator’s state is additionally modified so that it now waits for the new receiver instead of
the current sender.

An asynchronous notification operation is requested. If this flag is specified and the IPC opera-
tion contains a receive phase, synchronous IPC messages will not be received.
If a is set, the s, t and u fields and FromSpecifier are ignored.

ReceiveBlock operation. When the IPC operation contains a receive phase, the receive phase
will block if no valid incoming messages are pending. If this bit is clear, the receive phase does
not block if no incoming messages are pending and the IPC fails with No-partner.

SendBlock operation. When the IPC operation contains a send phase, the send phase will block
if the destination thread is not ready to accept messages from the sending thread. When this bit
is clear and the destination thread is not ready, the IPC fails immediately.

Freely available, often used to specify the request type or invoked method, respectively. This
field is ignored by the kernel and transferred to the destination unmodified.

Untyped words to be sent. Ignored if no send phase.

Typed items to be sent. Ignored if no send phase.

The acceptor specifies which typed items / IPC types are accepted when a message is received.

Fpage (without access bits) that specifies the address-space window in which mappings and
grants are accepted. Nilpage denies any mapping or granting; CompleteAddressSpace accepts
any mapping or granting.

Asynchronous notifications are accepted iff a = 1.

Thread ID of the sender from which the IPC was received. Thread IDs are delivered as local
thread IDs iff they identify a thread executing in the same address space as the current thread. It
does not matter whether the sender specified the destination as local or global id.
Reception of asynchronous notifications is encoded as receiving a message from nilthread with
the E error indicator cleared.
Only defined for IPC operations that include a receive phase.

If the IPC operation included a receive phase, MR_0 contains the message tag of the received
message. The upper 16/48 bits contain the user-specified label. The lower bits describe the
received message, contain the error indicator, and the cross-processor IPC indicator.
MR_0 is defined even if the IPC operation did not include a receive phase. In the send-only case,
MR_0 returns the error indicator.
Number of untyped words following word 0. \( u = 0 \) means no untyped words. For IPC operations without receive phase, \( u = 0 \) is delivered.

Number of received words that hold typed items. \( t = 0 \) means no typed items. For IPC operations without receive phase, \( t = 0 \) is delivered.

Propagated IPC. If reset \( (p = 0) \) the IPC was not propagated. If set \( (p = 1) \) the IPC was propagated and the FromSpecifier indicates the originator thread’s id. The ActualSender specifies the id of the thread which performed the propagation.

Redirected IPC. If reset \( (r = 0) \) the IPC was not a redirected one. If set \( (r = 1) \) the IPC was redirected to the current thread, and the IntendedReceiver TCR specifies the id of the thread supposed to receive the message.

Cross-processor IPC. If reset \( (X = 0) \) the received IPC came from a thread running on the same processor as the receiver. If set \( (X = 1) \) the received IPC was cross-processor. For IPC operations without receive phase, \( X = 0 \) is delivered.

Error indicator. If reset \( (E = 0) \) the IPC operation terminated successful. If set \( (E = 1) \) IPC failed. If the send phase was successful but a receive timeout occurred afterwards, or if a message could only be partially transferred, the entire IPC fails. The error code and additional information can be retrieved from the ErrorCode TCR. The fields label, \( t \), and \( u \) are valid if the error code signals a partially received message.

Label of the received message. For IPC operations without receive phase, the label is 0.

Untyped words that have been received. Undefined if no receive phase.

Typed items that have been received. Undefined if no receive phase.

---

**Delivered Bits** [MR_{1}]

| delivered bits \((32/64)\)|

When an asynchronous notification is received via IPC, this field contains the set of delivered bits.

**ErrorCode** [TCR]

| \( \sim \) \((27/59)\) | \( e \) \((4)\) | \( p \) |

Only defined if the error indicator \( E \) in MR_{0} is set. IPC failed, i.e., was not correctly completed. The \( p \) field specifies whether the error occurred during send or receive phase. If the error occurred during the receive phase the send phase (if any) was completed successfully before. If the error occurred during the send phase, the receive phase (if any) was skipped.

\( p \) Specifies whether the error occurred during the send phase \( (p = 0) \) or the receive phase \( (p = 1) \).

**errors 1,2,3,8**

| \( \sim \) \((27/59)\) | \( e \) \((4)\) | \( p \) |

Error happened before a partner thread was involved in the message transfer. Therefore, the error is signalled only to the thread that invoked the failing IPC operation.

\( e = 1 \) **No-partner.**

*From* is undefined in this case. This occurs on (1) a non-blocking send operation to a thread not ready to receive a message from the caller, and (2) a non-blocking receive operation where no send operation is pending.

\( e = 2 \) **Non-existing** partner. If the error occurred in the send phase, *to* does not exist. (*Anythread* as a destination is illegal and will also raise this error.) If the error occurred in the receive phase, FromSpecifier does not exist. (FromSpecifier = anythread is legal, and thus will never raise this error.)
errors 4,5,6,7

<table>
<thead>
<tr>
<th>Error Code</th>
<th>Error Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>Message Overflow.</td>
</tr>
<tr>
<td>5</td>
<td>Message Overflow.</td>
</tr>
<tr>
<td>6</td>
<td>Message Overflow.</td>
</tr>
<tr>
<td>7</td>
<td>Aborted by another thread (system call exchange registers).</td>
</tr>
</tbody>
</table>

A partner thread is already involved in the IPC operation, and the error is therefore signalled to both threads.

System-Call Function:

```c
#include <l4/ipc.h>

MsgTag Ipc (ThreadId to, FromSpecifier, ThreadId& from)
MsgTag Lipc (ThreadId to, FromSpecifier, ThreadId& from)
MsgTag AsynchIpc (ThreadId to, Word& mask)
MsgTag WaitAsynch (Word& mask, ThreadId& from)
```

Note that message registers have read-once semantics and that returning the message tag implies reading MR 0. The contents of the message tag is therefore lost if the application does not implicitly store the return value of IPC or LIPC.

Convenience Programming Interface

Derived Functions:

```c
#include <l4/ipc.h>

MsgTag Call (ThreadId to)
   { Set_ReceiveBlock (); Set_SendBlock (); Ipc (to, to, -); }

MsgTag Send (ThreadId to)
   { Set_SendBlock (); Ipc (to, nilthread, -); }

MsgTag Reply (ThreadId to)
   { Clear_SendBlock (); Ipc (to, nilthread, -); }

MsgTag Receive (ThreadId from)
   { Set.ReceiveBlock (); Ipc (nilthread, from, -); }

MsgTag Wait (ThreadId& from)
   { Set.ReceiveBlock (); Ipc (nilthread, anythread, from); }

MsgTag ReplyWait (ThreadId to, ThreadId& from)
   { Set.ReceiveBlock (); Clear_SendBlock (); Ipc (to, anythread, from); }
```
**MsgTag** \textit{Lcall} (\textit{ThreadId} \textit{to})
\begin{verbatim}
    \{ Set_ReceiveBlock (); Set_SendBlock (); Lipc (to, to, –);  \}
\end{verbatim}

**MsgTag** \textit{LreplyWait} (\textit{ThreadId} \textit{to}, \textit{ThreadId} \& \textit{from})
\begin{verbatim}
    \{ Set_ReceiveBlock (); Clear_SendBlock (); Lipc (to, anylocalthread, from);  \}
\end{verbatim}

---

**Support Functions:**

\texttt{#include <l4/IPC.h>}

\textbf{Bool} \textit{IpcSucceeded} (\textit{MsgTag} \textit{t})
\textbf{Bool} \textit{IpcFailed} (\textit{MsgTag} \textit{t})
\begin{itemize}
    \item Delivers the state of the error indicator (the \textit{E} bit of MR\textsubscript{0}).
\end{itemize}

\textbf{Bool} \textit{IpcPropagated} (\textit{MsgTag} \textit{t})
\textbf{Bool} \textit{IpcRedirected} (\textit{MsgTag} \textit{t})
\textbf{Bool} \textit{IpcXcpu} (\textit{MsgTag} \textit{t})
\begin{itemize}
    \item Checks if the IPC was propagated/redirected/cross CPU.
\end{itemize}

\textbf{Word} \textit{ErrorCode} ()
\textbf{ThreadId} \textit{IntendedReceiver} ()
\textbf{ThreadId} \textit{ActualSender} ()
\begin{itemize}
    \item Delivers the error code/intended receiver TCR/actual sender.
\end{itemize}

\textbf{void} \textit{SetPropagation} (\textit{MsgTag}& \textit{t})
\begin{itemize}
    \item Sets the propagation bit.
\end{itemize}

\textbf{void} \textit{SetAsynch} (\textit{MsgTag}& \textit{t})
\begin{itemize}
    \item Sets the asynchronous notification bit.
\end{itemize}

\textbf{void} \textit{SetReceiveBlock} (\textit{MsgTag}& \textit{t})
\begin{itemize}
    \item Sets the receive block bit.
\end{itemize}

\textbf{void} \textit{ClearReceiveBlock} (\textit{MsgTag}& \textit{t})
\begin{itemize}
    \item Clears the receive block bit.
\end{itemize}

\textbf{void} \textit{SetSendBlock} (\textit{MsgTag}& \textit{t})
\begin{itemize}
    \item Sets the send block bit.
\end{itemize}

\textbf{void} \textit{ClearSendBlock} (\textit{MsgTag}& \textit{t})
\begin{itemize}
    \item Clears the send block bit.
\end{itemize}

\textbf{void} \textit{SetVirtualSender} (\textit{ThreadId} \textit{t})
\begin{itemize}
    \item Sets the virtual sender TCR.
\end{itemize}
Chapter 6

Miscellaneous
6.1 ExceptionHandler [TCR]

An exception handler thread can be installed to receive exception IPCs.

ExceptionHandler

\#ifndef nilthread
Specifies the exception handler thread. When a thread raises an exception the kernel sends an exception IPC message on the thread’s behalf to the thread’s exception handler thread and waits for a response from the exception handler containing the instruction pointer where the thread should continue execution in MR 1. The format of the exception IPC message is architecture specific.
The architectural registers of the faulting thread, TCRs, and the MRs containing the exception message are preserved.

\#define nilthread
No exception handler is specified. If an exception is raised the thread is halted and not scheduled anymore. \textit{nilthread is the default value for newly created threads.}

---

Generic Programming Interface

\#include <l4/thread.h>

\textit{ThreadId ExceptionHandler} ()
\textit{void Set_ExceptionHandler} (ThreadId new)
Delivers/sets the exception handler TCR.
6.2 Cop Flags [TCR]

The coprocessor flags TCR helps the kernel to optimize thread switching for some hardware architectures.

Cop Flags

By resetting a $c_i$-bit to 0, a thread tells the system that it no longer needs coprocessor $i$. If the kernel finds $c_i = 0$, it concludes that registers and state of coprocessor $i$ do not have to be saved. However, the kernel ensures that the coprocessor can not be used as a covert channel between different address spaces. Once a thread has reset bit $c_i$, it must set $c_i$ to 1 before it issues the next operation on coprocessor $i$. Otherwise, coprocessor registers and state might be arbitrarily modified while using it.

Note that the $c_i$-bits are write-only. Reading them results in an undefined value. Upon thread creation, all $c_i$-bits are set to 1.

Generic Programming Interface

```c
#include <l4/thread.h>

void Set_CopFlag (Word n)
void Clr_CopFlag (Word n)

Sets/clears coprocessor flag $c_n$.
```
6.3 **PROCESSORCONTROL**  

[Privileged Systemcall]

<table>
<thead>
<tr>
<th>Word</th>
<th>ProcessorNo</th>
<th>Word result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word</td>
<td>InternalFrequency</td>
<td>Word</td>
</tr>
<tr>
<td>Word</td>
<td>ExternalFrequency</td>
<td></td>
</tr>
<tr>
<td>Word</td>
<td>voltage</td>
<td></td>
</tr>
</tbody>
</table>

Control the internal frequency, external frequency, or voltage for a system processor.

---

**Input Parameters**

- **ProcessorNo**
  Specifies the processor to control. Number must be a valid index into the processor descriptor array (see Kernel Interface Page, page 4).

  All further input parameters have no effect if the supplied value is \(-1\), ensuring that the corresponding value is *not* modified. The following description always refers to values \(\neq -1\).

- **InternalFrequency**
  Sets internal frequency for processor to the given value (in kHz).

- **ExternalFrequency**
  Sets external frequency for processor to the given value (in kHz).

- **voltage**
  Sets voltage for processor to the given value (in mV). A value of 0 shuts down the processor.

---

**Output Parameters**

- **result**
  The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.

- **ErrorCode** [TCR]
  Set if result = 0. Undefined if result \(\neq 0\).

  - \(= 1\)  
    No privilege. Current thread does not have privilege to perform operation.

Note that the active internal and external frequency of all processors are available to all threads via the kernel interface page.

---

**Pagefaults**

No pagefaults will happen.
Generic Programming Interface

System-Call Function:

```c
#include <l4/misc.h>

Word ProcessorControl (Word ProcessorNo, InternalFrequency, ExternalFrequency, voltage)
```

Convenience Programming Interface

Support Functions:

```c
Word ErrorCode ()
Word ErrNoPrivilege
```
6.4 MEMORYCONTROL [Privileged Systemcall]

<table>
<thead>
<tr>
<th>Word control</th>
<th>Word result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word attribute_0</td>
<td></td>
</tr>
<tr>
<td>Word attribute_1</td>
<td></td>
</tr>
<tr>
<td>Word attribute_2</td>
<td></td>
</tr>
<tr>
<td>Word attribute_3</td>
<td></td>
</tr>
</tbody>
</table>

Set the page attributes of the fpages (MR_0...k) to the attribute specified with the fpage.

---

**Input Parameters**

- **control**
  - Value: 0 (26/58) to k (6)
  - **k**: Specifies the highest MR_k that holds an fpage to set the attributes. The number of fpages is thus k + 1.

- **attribute_i**
  - Specifies the attribute to associate with an fpage. The semantics of the attribute_i values are hardware specific, except for the value 0 which specifies default semantics.

- **FpageList MR_0...k**
  - Fpages to be processed.

- **Fpage MR_i**
  - Fpage to change the attributes. A nilpage specifies a no-op.
  - **a**: Selects attribute_a to be set as the fpages memory attributes.

---

**Output Parameters**

- **result**
  - The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.

- **ErrorCode [TCR]**
  - Set if result = 0. Undefined if result ≠ 0.
    - = 1: No privilege. Current thread does not have privilege to perform operation.
    - = 5: Invalid parameter. Invalid or unsupported memory attribute.

---

**Pagefaults**

No pagefaults will happen.
Generic Programming Interface

System-Call Function:

```c
#include <l4/misc.h>

Word MemoryControl (Word control, Word& attributes[4])
```

Word DefaultMemory

Convenience Programming Interface

Derived Functions:

```c
#include <l4/misc.h>

Word Set_PageAttribute (Fpage f, Word attribute)
    { Word attributes[4]; attributes[0] = attribute; Set_Rights(f, 0); LoadMR (0, f);
      MemoryControl (0, &attributes); }

    { LoadMRs (0, n, fpages); MemoryControl (n − 1, attributes); }
```

Support Functions:

Word ErrorCode ()
Word ErrNoPrivilege
Word ErrInvalidParam
7.1 Thread Start Protocol

Newly created active threads start immediately by receiving a message from its pager. The received message contains the initial instruction-pointer and stack-pointer for the thread.

<table>
<thead>
<tr>
<th>From Pager</th>
<th>Initial SP (32/64)</th>
<th>Initial IP (32/64)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 (16/48)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>MR 2</td>
<td></td>
<td>t = 0 (6)</td>
</tr>
<tr>
<td>MR 1</td>
<td></td>
<td>u = 2 (6)</td>
</tr>
<tr>
<td>MR 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>


7.2 Interrupt Protocol

Interrupts are delivered as an IPC call to the interrupt handler thread (i.e., the pager of the interrupt thread). The interrupt is disabled until the interrupt handler sends a re-enable message.

**From Interrupt Thread**

| -1 (12/44) | 0 (4) | 0 (4) | t = 0 (6) | u = 0 (6) | MR₀ |

**To Interrupt Thread**

| 0 (16/48) | 0 (4) | t = 0 (6) | u = 0 (6) | MR₀ |
### 7.3 Pagefault Protocol

A thread generating a pagefault will cause the kernel to transparently generate a pagefault IPC to the faulting thread’s pager. The behavior of the faulting thread is undefined if the pager does not exactly follow this protocol.

#### To Pager

<table>
<thead>
<tr>
<th>faulting user-level IP ((32/64))</th>
<th>MR 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>fault address ((32/64))</td>
<td>MR 1</td>
</tr>
<tr>
<td>(-2\ (12/44))</td>
<td>MR 0</td>
</tr>
<tr>
<td>(0\ r\ w\ x)</td>
<td></td>
</tr>
<tr>
<td>(0\ (4))</td>
<td></td>
</tr>
<tr>
<td>(t = 0\ (6))</td>
<td></td>
</tr>
<tr>
<td>(u = 2\ (6))</td>
<td></td>
</tr>
</tbody>
</table>

The \(rwx\) bits specify the fault reason:

- \(r\): read fault
- \(w\): write fault
- \(x\): execute fault

A bit set to one reports the type of the attempted access. On processors that do not differentiate between read and execute accesses, \(x\) is never set. Read and execute accesses will both be reported by the \(r\) bit.

#### Acceptor [TCR]

| \(0\ (22/54)\)                     | \(s = 1\ (6)\) | 0 0 0 0 |

The acceptor covers the complete user address space. The kernel accepts mappings or grants into this region on behalf of the faulting thread. The received message is discarded.

#### From Pager

<table>
<thead>
<tr>
<th>MapItem / GrantItem</th>
<th>MR 1, 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>(0\ (16/48))</td>
<td>(0\ (4))</td>
</tr>
<tr>
<td>(t = 2\ (6))</td>
<td>(u = 0\ (6))</td>
</tr>
<tr>
<td>MR 0</td>
<td></td>
</tr>
</tbody>
</table>
7.4 Preemption Protocol [Protocol]

*From Preempted Thread*

-3 \(\frac{12}{44}\) 0 \((4)\) 0 \((4)\) \(t = 0\) \((6)\) \(u = 0\) \((6)\) MR \(0\)

If the message cannot be delivered, the thread blocks until the receiver is ready.
7.5 Exception Protocol

The exception IPC contains a label, the faulting instruction pointer, and additional architecture specific exception words. The reply from the exception handler contains a label, an instruction pointer where the faulting thread is resumed, and an optional number of additional architecture specific words.

Note that the stack pointer is not explicitly specified to allow architecture specific optimizations.

**To Exception Handler**

<table>
<thead>
<tr>
<th>exception word (k) ((32/64))</th>
<th>MR (k+1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>\vdots \vdots</td>
<td>\vdots \vdots</td>
</tr>
<tr>
<td>exception word 0 ((32/64))</td>
<td>MR 2</td>
</tr>
<tr>
<td>IP ((32/64))</td>
<td>MR 1</td>
</tr>
<tr>
<td>label ((12/44))</td>
<td>0 ((4)) 0 ((4)) (t = 0) ((6)) (u = k) ((6))</td>
</tr>
</tbody>
</table>

\(k\) Number of exception words.

label specifies the exception type.

\(= - 4\) System exceptions are defined for all architectures.

\(= - 5\) Architecture specific exceptions.

**From Exception Handler**

<table>
<thead>
<tr>
<th>exception reply word (k) ((32/64))</th>
<th>MR (k+1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>\vdots \vdots</td>
<td>\vdots \vdots</td>
</tr>
<tr>
<td>exception reply word 0 ((32/64))</td>
<td>MR 2</td>
</tr>
<tr>
<td>IP ((32/64))</td>
<td>MR 1</td>
</tr>
<tr>
<td>0 ((16/48)) 0 ((4)) (t = 0) ((6)) (u = k) ((6))</td>
<td>MR 0</td>
</tr>
</tbody>
</table>

\(k\) Number of exception reply words.

IP Location where execution is resumed in the faulting thread.
7.6 Sigma0 RPC protocol

σ₀ is the initial address space. Although it is not part of the kernel, its basic protocol is defined with the kernel. Specific σ₀ implementations may extend this protocol.

The address space σ₀ is idempotent, i.e., all virtual addresses in this address space are identical to the corresponding physical address. Note that pages requested from σ₀ continue to be mapped idempotently if the receiver specifies its complete address space as receive fpage.

σ₀ gives pages to the kernel and to arbitrary tasks, but only once. The idea is that all pagers request the memory they need in the startup phase of the system so that afterwards σ₀ has exhausted all its memory. Further requests will then automatically be denied.

Kernel Protocol

To σ₀

<table>
<thead>
<tr>
<th>requested fpage (32/64)</th>
<th>MR 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>~ (32/64)</td>
<td></td>
</tr>
<tr>
<td>0 (4)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>t = 0 (6)</td>
<td>u = 2 (6)</td>
</tr>
<tr>
<td>s = 0</td>
<td></td>
</tr>
</tbody>
</table>

Requested fpage

<table>
<thead>
<tr>
<th>s = 0 (22/44)</th>
<th>8 (6)</th>
<th>0 r w x</th>
</tr>
</thead>
</table>

s ≠ 0

Kernel requests the amount of memory recommended by σ₀ for kernel use (pagetable and other kernel-internal data).

Kernel requests an fpage of size 2^s. The fpage can be located at an arbitrary position but must contain ordinary memory. If a free fpage of size 2^s is available, it is granted to the kernel.

rwx

The rwx bits are ignored. σ₀ always grants fpages with maximum access rights to the kernel.

From σ₀

Kernel memory recommendation

<table>
<thead>
<tr>
<th>amount (32/64)</th>
<th>MR 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (32/64)</td>
<td></td>
</tr>
<tr>
<td>0 (16/48)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>t = 0 (6)</td>
<td>u = 2 (6)</td>
</tr>
</tbody>
</table>

Amount

Amount of memory recommended for kernel use (in bytes).

Grant Response

<table>
<thead>
<tr>
<th>GrantItem</th>
<th>MR 1,2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (16/48)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>t = 2 (6)</td>
<td>u = 0 (6)</td>
</tr>
</tbody>
</table>
Grant Reject

<table>
<thead>
<tr>
<th>nilpage (32/64)</th>
<th>MR 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (28/60)</td>
<td>1 0 1 0</td>
</tr>
<tr>
<td>0 (16/48)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>t = 2 (6)</td>
<td>u = 0 (6)</td>
</tr>
</tbody>
</table>

MR 1

MR 0

User Protocol

To σ₀

<table>
<thead>
<tr>
<th>requested attributes (32/64)</th>
<th>MR 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>requested fpage (32/64)</td>
<td>MR 1</td>
</tr>
<tr>
<td>−6 (12/44)</td>
<td>MR 0</td>
</tr>
<tr>
<td>0 (4)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>t = 0 (6)</td>
<td>u = 2 (6)</td>
</tr>
</tbody>
</table>

requested fpage

| b/2₁⁰ (22/54) | s (6) | 0 r u x |

σ₀ deals with fpages of arbitrary size. A successful response from σ₀ contains an fpage of physically contiguous memory.

b ≠ −1 Requests the specific fpage with base address b and size 2<sup>⁴</sup>. If the fpage is neither owned by the kernel nor by a user thread (not even partially), the requested fpage is mapped to the requestor’s address space and the fpage is marked as owned by the requesting thread (i.e., fpage is not marked as being owned by the address space in which thread resides). Any fpage not belonging to reserved memory (see page 79) can be requested. If the requested fpage is already owned by the requestor only the page attributes are modified. No new mapping operations happens.

b = −1 Requests an fpage of size 2<sup>⁴</sup> but with arbitrary address. If a free fpage of size 2<sup>⁴</sup> is available, it is mapped to the requestor’s address space and marked as owned by the requesting thread (i.e., fpage is not marked as being owned by the address space in which thread resides). σ₀ is free to use the requested-attribute for choosing a best fitting page. Only fpages belonging to conventional memory (see page 79) are considered free and handed out upon such anonymous requests.

rwx The rwx bits are ignored. σ₀ always maps fpages with maximum access rights to the requestor.

requested attributes

= 0 The page is requested with default attributes.

≠ 0 The page is requested with some architecture dependent attributes.

From σ₀

Map Response

<table>
<thead>
<tr>
<th>MapItem</th>
<th>MR 1,2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (16/48)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>t = 2 (6)</td>
<td>u = 0 (6)</td>
</tr>
</tbody>
</table>

MR 0
σ₀ responds with a map reject message if the page is reserved (i.e., kernel space) or already mapped to a different thread, or if memory is exhausted.

Pagefault Protocol

σ₀ also understands the pagefault protocol (see page 72) and will convert pagefault requests into σ₀ user protocol requests. Further, only memory marked as conventional memory (see page 79) can be requested using the pagefault protocol. Any non-conventional memory (including boot loader specific memory) must be requested explicitly using the regular σ₀ protocol.

Incoming pagefault message

<table>
<thead>
<tr>
<th>faulting user-level IP (32/64)</th>
<th>MR 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>fault address (32/64)</td>
<td>MR 1</td>
</tr>
<tr>
<td>−2 (12/44)</td>
<td>MR 0</td>
</tr>
<tr>
<td>0 r w x</td>
<td></td>
</tr>
<tr>
<td>0 (4)</td>
<td></td>
</tr>
<tr>
<td>t = 0 (6)</td>
<td></td>
</tr>
<tr>
<td>u = 2 (6)</td>
<td></td>
</tr>
</tbody>
</table>

Converted pagefault message

<table>
<thead>
<tr>
<th>0 (32/64)</th>
<th>MR 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>fault address/2^10 (22/54)</td>
<td>MR 1</td>
</tr>
<tr>
<td>−6 (12/44)</td>
<td>MR 0</td>
</tr>
<tr>
<td>0 (4)</td>
<td></td>
</tr>
<tr>
<td>0 (4)</td>
<td></td>
</tr>
<tr>
<td>t = 0 (6)</td>
<td></td>
</tr>
<tr>
<td>u = 2 (6)</td>
<td></td>
</tr>
</tbody>
</table>

The minimum supported page size as defined by the PageInfo field in the kernel interface page (see page 3).
7.7 Generic Booting  [Protocol]

Machine-specific boot procedures are described on pages 93 ff.

After booting, L4 initializes itself. It generates the basic address space-servers $\sigma_0$, $\sigma_1$ and a root server which is intended to boot the higher-level system. $\sigma_0$, $\sigma_1$ and the root server are user-level servers and not part of the pure kernel. The predefined ones can be replaced by modifying the following table in the L4 image before starting L4. An empty area specifies that the corresponding server should not be started. Note, that $\sigma_0$ is a mandatory service. The kernel debugger kdebug is also not part of the kernel and can accordingly be replaced by modifying the table.

<table>
<thead>
<tr>
<th>MemoryDesc</th>
<th>MemDescPtr</th>
</tr>
</thead>
<tbody>
<tr>
<td>~</td>
<td>BootInfo</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>~</td>
</tr>
<tr>
<td>~</td>
<td>Kdebug.config1</td>
</tr>
<tr>
<td>root server.high</td>
<td>root server.low</td>
</tr>
<tr>
<td>$\sigma_1$.high</td>
<td>$\sigma_1$.low</td>
</tr>
<tr>
<td>$\sigma_0$.high</td>
<td>$\sigma_0$.low</td>
</tr>
<tr>
<td>Kdebug.high</td>
<td>Kdebug.low</td>
</tr>
<tr>
<td>~</td>
<td>API Version</td>
</tr>
<tr>
<td>+C / +18</td>
<td>+8 / +10</td>
</tr>
</tbody>
</table>

The addresses are offsets relative to the configuration page’s base address. The configuration page is located at a page boundary and can be found by searching for the magic “L4µK” starting at the load address. The IP and SP values however, are absolute addresses. The appropriate code must be loaded at these addresses before L4 is started.

**IP**
Physical address of a server’s initial instruction pointer (start).

**SP**
Physical address of a server’s initial stack pointer (stack bottom).

**Kdebug.init**
Physical address of kdebug’s initialization routine.
**Kdebug.entry**  
Physical address of *kdebug*’s exception handler entry point.

**Kdebug.low**  
Physical address of first byte of kernel debugger. Must be page aligned.

**Kdebug.high**  
Physical address of last byte of kernel debugger. Must be the last byte in page.

**Kdebug.config**  
Configuration fields which can be freely interpreted by the kernel debugger. The specific semantics of these fields are provided with the specific kernel debuggers.

**BootInfo**  
Prior to kernel initialization a boot loader can write an arbitrary value into this field. Post-initialization code, e.g., a root server can later read the field. Its value is neither changed nor interpreted by the kernel. This is the generic method for passing system information across kernel initialization.

**MemoryInfo**

<table>
<thead>
<tr>
<th>MemDescPtr (16/32)</th>
<th>n (16/32)</th>
</tr>
</thead>
</table>

**MemDescPtr**  
Location of first memory descriptor (as an offset relative to the configuration page’s base address). Subsequent memory descriptors are located directly following the first one. For memory descriptors that specify overlapping memory regions, later descriptors take precedence over earlier ones.

**n**  
Initially equals the number of available memory descriptors in the configuration page. Before starting L4 this number must be initialized to the number of inserted memory descriptors.

**MemoryDesc**

<table>
<thead>
<tr>
<th>high/210 (22/54)</th>
<th>low/210 (22/54)</th>
<th>high/210 (22/54)</th>
<th>low/210 (22/54)</th>
</tr>
</thead>
<tbody>
<tr>
<td>~ (10)</td>
<td>t (4)</td>
<td>type (4)</td>
<td>~ (10)</td>
</tr>
</tbody>
</table>

Memory descriptors should be initialized before starting L4. The kernel may after startup insert additional memory descriptors or modify existing ones (e.g., for reserved kernel memory).

**high**  
Address of last byte in memory region. The ten least significant address bits are all hardwired to 1.

**low**  
Address of first byte in memory region. The ten least significant address bits are all hardwired to 0.

**v**  
Indicates whether memory descriptor refers to physical memory (v = 0) or virtual memory (v = 1).

**type**  
Identifies the type of the memory descriptor.

<table>
<thead>
<tr>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>Undefined</td>
</tr>
<tr>
<td>0x1</td>
<td>Conventional memory</td>
</tr>
<tr>
<td>0x2</td>
<td>Reserved memory (i.e., reserved by kernel)</td>
</tr>
<tr>
<td>0x3</td>
<td>Dedicated memory (i.e., device memory)</td>
</tr>
<tr>
<td>0x4</td>
<td>Shared memory (i.e., available to all users)</td>
</tr>
<tr>
<td>0xE</td>
<td>Defined by boot loader</td>
</tr>
<tr>
<td>0xF</td>
<td>Architecture dependent</td>
</tr>
</tbody>
</table>

**t**  
Identifies the precise type for boot loader specific or architecture dependent memory descriptors.
\textit{type} = \texttt{0xE} \\
The type of the memory descriptor is dependent on the bootloader. The $t$ field specifies the exact semantics. Refer to bootloader specification for more info.

\textit{type} = \texttt{0xF} \\
The type of the memory descriptor is architecture dependent. The $t$ field specifies the exact semantics. Refer to architecture specific part for more info.

\textit{type} \neq \texttt{0xE}, \textit{type} \neq \texttt{0xF} \\
The type of the memory descriptor is solely defined by the $\textit{type}$ field. The content of the $t$ field is undefined.
A.1 Virtual Registers  [ia32]

Thread Control Registers (TCRs)

TCRs are implemented as part of the ia32-specific user-level thread control block (UTCB). The address of the current thread’s UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREAD-CONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

\[
\text{mov} \quad \%gs:[0], \%r
\]

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

The TCR \textit{MyLocalId} is not part of the UTCB. On ia32 it is identical with the UTCB address and can be loaded from memory location gs:[0].
Message Registers (MRs)

Memory-mapped MRs are implemented as part of the ia32-specific user-level thread control block (UTCB). The address of the current thread’s UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREADCONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

```
mov %gs:[0], %r
```

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

MR_0 is always mapped to a general register. MR_1 and MR_2 are mapped to general registers when reading a received message; in all other cases, MR_1 and MR_2 are mapped to memory locations. MR_3...63 are always mapped to memory.

---

**MR_0**

| ESI |

**MR_1 (only for msg receive)**

| EBX |

**MR_2 (only for msg receive)**

| EBP |

**MR_1...63 [UTCB fields]**

<table>
<thead>
<tr>
<th>MR_63 (32) +252</th>
</tr>
</thead>
<tbody>
<tr>
<td>MR_4 (32) +16</td>
</tr>
<tr>
<td>MR_3 (32) +12</td>
</tr>
<tr>
<td>MR_2 (except for msg receive) (32) +8</td>
</tr>
<tr>
<td>MR_1 (except for msg receive) (32) ← UTCB address + 4</td>
</tr>
</tbody>
</table>

UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at UTCB address...UTCB address + 3. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

Note, depending on kernel configuration, not all 64 message registers may be available. In this case, no semantics are associated with the memory defined for the unused MRs as above. Note also that when fewer message registers are configured, the kernel may reduce the UTCB size such that memory locations beyond the highest usable message register may not be accessible.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.
A.2 Systemcalls  [ia32]

The system-calls which are invoked by the call instruction take the target of the calls from the system-call link fields in the kernel interface page (see page 2). Each system-call link specifies an address relative to the kernel interface page’s base address. An application may use instructions other than call to invoke the system-calls, but must ensure that a valid return address resides on the stack.

### KERNELINTERFACE  [Slow Systemcall]

<table>
<thead>
<tr>
<th>dest</th>
<th>EAX</th>
<th>ECX</th>
<th>EDX</th>
<th>EDI</th>
<th>EBX</th>
<th>ESI</th>
<th>ESP</th>
<th>EBP</th>
<th>–</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EAX</td>
<td>ECX</td>
<td>EDX</td>
<td>EDI</td>
<td>EBX</td>
<td>ESI</td>
<td>ESP</td>
<td>EBP</td>
<td>lock: nop</td>
</tr>
<tr>
<td></td>
<td>base address</td>
<td>API Version</td>
<td>API Flags</td>
<td>Kernel ID</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td></td>
</tr>
</tbody>
</table>

### EXCHANGEREGISTERS  [Systemcall]

<table>
<thead>
<tr>
<th>dest</th>
<th>EAX</th>
<th>ECX</th>
<th>EDX</th>
<th>EDI</th>
<th>EBX</th>
<th>ESI</th>
<th>ESP</th>
<th>EBP</th>
<th>–</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EAX</td>
<td>ECX</td>
<td>EDX</td>
<td>EDI</td>
<td>EBX</td>
<td>ESI</td>
<td>ESP</td>
<td>EBP</td>
<td>result</td>
</tr>
<tr>
<td></td>
<td>control</td>
<td>SP</td>
<td>IP</td>
<td>ESI</td>
<td>IP</td>
<td>ESI</td>
<td>IP</td>
<td>User Defined Handle</td>
<td>User Defined Handle</td>
</tr>
<tr>
<td></td>
<td>Scheduler</td>
<td>SpaceSpecifier</td>
<td>UtcbLocation</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td></td>
</tr>
</tbody>
</table>

“FLAGS” refers to the user-modifiable ia32 processor flags that are held in the EFLAGS register.

### THREADCONTROL  [Privileged Systemcall]

<table>
<thead>
<tr>
<th>dest</th>
<th>EAX</th>
<th>ECX</th>
<th>EDX</th>
<th>EDI</th>
<th>EBX</th>
<th>ESI</th>
<th>ESP</th>
<th>EBP</th>
<th>–</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EAX</td>
<td>ECX</td>
<td>EDX</td>
<td>EDI</td>
<td>EBX</td>
<td>ESI</td>
<td>ESP</td>
<td>EBP</td>
<td>result</td>
</tr>
<tr>
<td></td>
<td>Pager</td>
<td>Scheduler</td>
<td>SpaceSpecifier</td>
<td>UtcbLocation</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td></td>
</tr>
</tbody>
</table>

### THREADSWITCH  [Systemcall]

<table>
<thead>
<tr>
<th>dest</th>
<th>EAX</th>
<th>ECX</th>
<th>EDX</th>
<th>EDI</th>
<th>EBX</th>
<th>ESI</th>
<th>ESP</th>
<th>EBP</th>
<th>–</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EAX</td>
<td>ECX</td>
<td>EDX</td>
<td>EDI</td>
<td>EBX</td>
<td>ESI</td>
<td>ESP</td>
<td>EBP</td>
<td>≡</td>
</tr>
<tr>
<td></td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td>≡</td>
<td></td>
</tr>
</tbody>
</table>
### Schedule [Systemcall]

<table>
<thead>
<tr>
<th>dest</th>
<th>EAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>prio</td>
<td>ECX</td>
</tr>
<tr>
<td>processor control</td>
<td>EDX</td>
</tr>
<tr>
<td>preemption control</td>
<td>ESI</td>
</tr>
<tr>
<td>ts len</td>
<td>EDI</td>
</tr>
<tr>
<td>total quantum</td>
<td>EBX</td>
</tr>
<tr>
<td>–</td>
<td>EBP</td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
</tr>
</tbody>
</table>

- Schedule →

<table>
<thead>
<tr>
<th>EAX</th>
<th>result</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECX</td>
<td>~</td>
</tr>
<tr>
<td>EDX</td>
<td>~</td>
</tr>
<tr>
<td>ESI</td>
<td>~</td>
</tr>
<tr>
<td>EDI</td>
<td>rem ts</td>
</tr>
<tr>
<td>EBX</td>
<td>rem total</td>
</tr>
<tr>
<td>EBP</td>
<td>~</td>
</tr>
<tr>
<td>ESP</td>
<td>≡</td>
</tr>
</tbody>
</table>

### IPC [Systemcall]

<table>
<thead>
<tr>
<th>to</th>
<th>EAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>–</td>
<td>ECX</td>
</tr>
<tr>
<td>FromSpecifier</td>
<td>EDX</td>
</tr>
<tr>
<td>MR</td>
<td>ESI</td>
</tr>
<tr>
<td>UTCB</td>
<td>EDI</td>
</tr>
<tr>
<td>–</td>
<td>EBX</td>
</tr>
<tr>
<td>–</td>
<td>EBP</td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
</tr>
</tbody>
</table>

- Ipc →

<table>
<thead>
<tr>
<th>EAX</th>
<th>from</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECX</td>
<td>~</td>
</tr>
<tr>
<td>EDX</td>
<td>~</td>
</tr>
<tr>
<td>ESI</td>
<td>MR 0</td>
</tr>
<tr>
<td>EDI</td>
<td>≡</td>
</tr>
<tr>
<td>EBX</td>
<td>MR 3</td>
</tr>
<tr>
<td>EBP</td>
<td>MR 2</td>
</tr>
<tr>
<td>ESP</td>
<td>≡</td>
</tr>
</tbody>
</table>

### LIPC [Systemcall]

<table>
<thead>
<tr>
<th>to</th>
<th>EAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>–</td>
<td>ECX</td>
</tr>
<tr>
<td>FromSpecifier</td>
<td>EDX</td>
</tr>
<tr>
<td>MR</td>
<td>ESI</td>
</tr>
<tr>
<td>UTCB</td>
<td>EDI</td>
</tr>
<tr>
<td>–</td>
<td>EBX</td>
</tr>
<tr>
<td>–</td>
<td>EBP</td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
</tr>
</tbody>
</table>

- Lipc →

<table>
<thead>
<tr>
<th>EAX</th>
<th>from</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECX</td>
<td>~</td>
</tr>
<tr>
<td>EDX</td>
<td>~</td>
</tr>
<tr>
<td>ESI</td>
<td>MR 0</td>
</tr>
<tr>
<td>EDI</td>
<td>≡</td>
</tr>
<tr>
<td>EBX</td>
<td>MR 3</td>
</tr>
<tr>
<td>EBP</td>
<td>MR 2</td>
</tr>
<tr>
<td>ESP</td>
<td>≡</td>
</tr>
</tbody>
</table>

### Unmap [Systemcall]

<table>
<thead>
<tr>
<th>control</th>
<th>EAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>–</td>
<td>ECX</td>
</tr>
<tr>
<td>–</td>
<td>EDX</td>
</tr>
<tr>
<td>MR</td>
<td>ESI</td>
</tr>
<tr>
<td>UTCB</td>
<td>EDI</td>
</tr>
<tr>
<td>–</td>
<td>EBX</td>
</tr>
<tr>
<td>–</td>
<td>EBP</td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
</tr>
</tbody>
</table>

- Unmap →

<table>
<thead>
<tr>
<th>EAX</th>
<th>~</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECX</td>
<td>~</td>
</tr>
<tr>
<td>EDX</td>
<td>~</td>
</tr>
<tr>
<td>ESI</td>
<td>MR 0</td>
</tr>
<tr>
<td>EDI</td>
<td>≡</td>
</tr>
<tr>
<td>EBX</td>
<td>~</td>
</tr>
<tr>
<td>EBP</td>
<td>~</td>
</tr>
<tr>
<td>ESP</td>
<td>≡</td>
</tr>
</tbody>
</table>

### SpaceControl [Privileged Systemcall]

<table>
<thead>
<tr>
<th>SpaceSpecifier control</th>
<th>EAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>KernelInterfacePageArea</td>
<td>ECX</td>
</tr>
<tr>
<td>UtcArea</td>
<td>EDX</td>
</tr>
<tr>
<td>–</td>
<td>ESI</td>
</tr>
<tr>
<td>–</td>
<td>EDI</td>
</tr>
<tr>
<td>–</td>
<td>EBX</td>
</tr>
<tr>
<td>–</td>
<td>EBP</td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
</tr>
</tbody>
</table>

- Space Control →

<table>
<thead>
<tr>
<th>EAX</th>
<th>result</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECX</td>
<td>control</td>
</tr>
<tr>
<td>EDX</td>
<td>~</td>
</tr>
<tr>
<td>ESI</td>
<td>~</td>
</tr>
<tr>
<td>EDI</td>
<td>~</td>
</tr>
<tr>
<td>EBX</td>
<td>~</td>
</tr>
<tr>
<td>EBP</td>
<td>~</td>
</tr>
<tr>
<td>ESP</td>
<td>≡</td>
</tr>
</tbody>
</table>
### PROCESSOR CONTROL [Privileged Systemcall]

<table>
<thead>
<tr>
<th>ProcessorNo</th>
<th>EAX</th>
<th>→</th>
<th>Processor Control</th>
<th>→</th>
<th>EAX</th>
<th>result</th>
</tr>
</thead>
<tbody>
<tr>
<td>InternalFrequency</td>
<td>ECX</td>
<td>→</td>
<td>ProcessorControl</td>
<td>→</td>
<td>ECX</td>
<td>~</td>
</tr>
<tr>
<td>ExternalFrequency</td>
<td>EDX</td>
<td>→</td>
<td>EAX</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>voltage</td>
<td>ESI</td>
<td>→</td>
<td>EDX</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>EDI</td>
<td>→</td>
<td>ESI</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>EBX</td>
<td>→</td>
<td>EDI</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>EBP</td>
<td>→</td>
<td>EBX</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
<td>→</td>
<td>EBP</td>
<td>~</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### MEMORY CONTROL [Privileged Systemcall]

<table>
<thead>
<tr>
<th>control</th>
<th>EAX</th>
<th>→</th>
<th>Memory Control</th>
<th>→</th>
<th>EAX</th>
<th>result</th>
</tr>
</thead>
<tbody>
<tr>
<td>attribute&lt;sub&gt;0&lt;/sub&gt;</td>
<td>ECX</td>
<td>→</td>
<td>MemoryControl</td>
<td>→</td>
<td>ECX</td>
<td>~</td>
</tr>
<tr>
<td>attribute&lt;sub&gt;1&lt;/sub&gt;</td>
<td>EDX</td>
<td>→</td>
<td>ESI</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MR&lt;sub&gt;0&lt;/sub&gt;</td>
<td>ESI</td>
<td>→</td>
<td>EDX</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>UTCB</td>
<td>EDI</td>
<td>→</td>
<td>ESI</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>attribute&lt;sub&gt;2&lt;/sub&gt;</td>
<td>EBX</td>
<td>→</td>
<td>EDI</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>attribute&lt;sub&gt;3&lt;/sub&gt;</td>
<td>EBP</td>
<td>→</td>
<td>EBX</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
<td>→</td>
<td>EBP</td>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>ESP</td>
<td>→</td>
<td>ESP</td>
<td>~</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The ia32 architecture supports the following kernel feature descriptors in the kernel interface page (see page 5).

<table>
<thead>
<tr>
<th>String</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>“smallspaces”</td>
<td>Kernel has small address spaces enabled.</td>
</tr>
</tbody>
</table>
A.4 IO-Ports [ia32]

On ia32 processors, IO-ports are handled as fpages. IO fpages can be mapped, granted, and unmapped like memory fpages. Their minimal granularity is 1. An IO-fpage of size $2^s$ has a $2^s$-aligned base address $p$, i.e., $p \mod 2^s = 0$. An fpage with base port address $p$ and size $2^s$ is denoted as described below.

$$\text{IO fpage} \ (p, 2^s)$$

<table>
<thead>
<tr>
<th>$p$ (16/48)</th>
<th>$s'$ (6)</th>
<th>$s = 2^s$ (6)</th>
<th>R W X</th>
</tr>
</thead>
</table>

IO-ports can only be mapped idempotently, i.e., physical port $x$ is either mapped at IO address $x$ in the task’s IO address space, or it is not mapped at all.

---

**Generic Programming Interface**

```c
#include <l4/space.h>

Fpage IoFpage (Word BaseAddress, int FpageSize)
Fpage IoFpageLog2 (Word BaseAddress, int Log2FpageSize < 64)
Delivers an IO fpage with the specified location and size.
```
A.5 Space Control

The SPACECONTROL system call has an architecture dependent control parameter to specify various address space characteristics. For ia32, the control parameter has the following semantics.

### Input Parameter

<table>
<thead>
<tr>
<th>control</th>
<th>s</th>
<th>0 (23)</th>
<th>small (8)</th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td>A value of 1 indicates the intention to change the small address space number for the specified address space. The small space number will remain unchanged if s = 0.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>small</td>
<td>If s = 1, sets the small address space number for the specified address space. Small address space numbers from 1 to 255 are available. A value of 0 indicates a regular large address space. An assigned small space number is effective on all CPUs in an SMP system. The position (pos) of the least significant bit of small indicates the size of the small space by the following formula: size = 2^{pos} * 4 MB. After removing the least significant bit, the remaining bits of small indicate the location of the space within a 512 MB region using the following formula: location = small * 2 MB. Setting the small space number fails if the specified region overlaps with an already existing one. The small field is ignored if s = 0, or if the kernel does not support small spaces (see Kernel Features, page 87).</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Output Parameter

<table>
<thead>
<tr>
<th>control</th>
<th>e</th>
<th>0 (23)</th>
<th>small (8)</th>
</tr>
</thead>
<tbody>
<tr>
<td>e</td>
<td>Indicates if the change of small space number was effective (e = 1). Undefined if s = 0 in the input parameter.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>small</td>
<td>The old value for the small space number. A value of 0 is possible even if the space has previously been put into a small address space. An implicit change to small space number 0 can happen if a thread within the space accesses memory beyond the specified small space size.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Generic Programming Interface

```c
#include <l4/space.h>

Word LargeSpace

Word SmallSpace (Word location, size)

Delivers a small space number with the specified location and size (both in MB). It is assumed that size = 2^p * 4 for some value p < 8.
```
A.6 Memory Attributes [ia32]

The ia32 architecture in general supports the following memory attributes values.

<table>
<thead>
<tr>
<th>attribute</th>
<th>value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Default</td>
<td>0</td>
</tr>
<tr>
<td>Uncacheable</td>
<td>1</td>
</tr>
<tr>
<td>Write Combining</td>
<td>2</td>
</tr>
<tr>
<td>Write Through</td>
<td>5</td>
</tr>
<tr>
<td>Write Protected</td>
<td>6</td>
</tr>
<tr>
<td>Write Back</td>
<td>7</td>
</tr>
</tbody>
</table>

Note that some attributes are only supported on certain processors. See the “IA-32 Intel Architecture Software Developer’s Manual, Volume 3: System Programming Guide” for the semantics of the memory attributes and which processors they are supported on.

---

Generic Programming Interface

```c
#include <l4/misc.h>

Word DefaultMemory
Word UncacheableMemory
Word WriteCombiningMemory
Word WriteThroughMemory
Word WriteProtectedMemory
Word WriteBackMemory
```
A.7 Exception Message Format [ia32]

To Exception Handler

<table>
<thead>
<tr>
<th>Register</th>
<th>MR</th>
</tr>
</thead>
<tbody>
<tr>
<td>EAX (32)</td>
<td>MR 12</td>
</tr>
<tr>
<td>ECX (32)</td>
<td>MR 11</td>
</tr>
<tr>
<td>EDX (32)</td>
<td>MR 10</td>
</tr>
<tr>
<td>EBX (32)</td>
<td>MR 9</td>
</tr>
<tr>
<td>ESP (32)</td>
<td>MR 8</td>
</tr>
<tr>
<td>EBP (32)</td>
<td>MR 7</td>
</tr>
<tr>
<td>ESI (32)</td>
<td>MR 6</td>
</tr>
<tr>
<td>EDI (32)</td>
<td>MR 5</td>
</tr>
<tr>
<td>ErrorCode (32)</td>
<td>MR 4</td>
</tr>
<tr>
<td>ExceptionNo (32)</td>
<td>MR 3</td>
</tr>
<tr>
<td>EFLAGS (32)</td>
<td>MR 2</td>
</tr>
<tr>
<td>EIP (32)</td>
<td>MR 1</td>
</tr>
</tbody>
</table>

Note that executing an INT n instructions in 32-bit mode will always raise a #GP (general protection). The exception handler may interpret the error code \((8n + 2\), see processor manual\) and emulate the INT n accordingly.
A.8 Processor Mirroring

Segments
L4 uses a flat (unsegmented) memory model. There are only three segments available: user space, a read/write segment, user space exec, an executable segment, and utcb address, a read-only segment. Both user space and user space exec cover (at least) the complete user-level address space. Utcb address covers only enough memory to hold the UTCB address.

The values of segment selectors are undefined. When a thread is created, its segment registers SS, DS, ES and FS are initialized with user space, GS with utcb address, and CS with user space exec. Whenever the kernel detects a general protection exception and the segment registers are not loaded properly, it reloads them with the above mentioned selectors. From the user’s point of view, the segment registers cannot be modified.

However, the binary representation of user space and user space exec may change at any point during program execution. Never rely on any particular value.

Furthermore, the LSL (load segment limit) machine instruction may deliver wrong segment limits, even floating ones. The result of this instruction is always undefined.

Debug Registers
User-level debug registers exist per thread. DR0…3, DR6 and DR7 can be accessed by the machine instructions mov n,DRx and mov DRx,r. However, only task-local breakpoints can be activated, i.e., bits G0…3 in DR7 cannot be set. Breakpoints operate per thread. Breakpoints are signaled as #DB exception (INT 1).

Note that user-level breakpoints are suspended when kernel breakpoints are set by the kernel debugger.

Model-Specific Registers
All privileged threads in the system have read and write access to all the Model-Specific Registers (MSRs) of the CPU. Modification of some MSRs may lead to undefined system behavior. Any access to an MSR by an unprivileged thread will raise an exception.
A.9 Booting

PC-compatible Machines

L4 can be loaded at any 16-byte-aligned location beyond 0x1000 in physical memory. It can be started in real mode or in 32-bit protected mode at address 0x100 or 0x1000 relative to its load address. The protected-mode conditions are compliant to the Multiboot Standard Version 0.6.

<table>
<thead>
<tr>
<th>Start Preconditions</th>
<th>Real Mode</th>
<th>32-bit Protected Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>load base ($L$)</td>
<td>$L \geq 0x1000$, 16-byte aligned</td>
<td>$L \geq 0x1000$</td>
</tr>
<tr>
<td>load offset ($X$)</td>
<td>$X = 0x100$ or $X = 0x1000$</td>
<td>$X = 0x100$ or $X = 0x1000$</td>
</tr>
<tr>
<td>Interrupts</td>
<td>disabled</td>
<td>disabled</td>
</tr>
<tr>
<td>Gate A20</td>
<td>~</td>
<td>open</td>
</tr>
<tr>
<td>EFLAGS</td>
<td>I=0</td>
<td>I=0, VM=0</td>
</tr>
<tr>
<td>CR0</td>
<td>PE=0</td>
<td>PE=1, PG=0</td>
</tr>
<tr>
<td>(E)IP</td>
<td>$X$</td>
<td>$L + X$</td>
</tr>
<tr>
<td>CS</td>
<td>$L/16$</td>
<td>0, 4GB, 32-bit exec</td>
</tr>
<tr>
<td>SS,DS,ES</td>
<td>~</td>
<td>0, 4GB, read/write</td>
</tr>
<tr>
<td>EAX</td>
<td>~</td>
<td>0x2BADD002</td>
</tr>
<tr>
<td>EBX</td>
<td>~</td>
<td>*P</td>
</tr>
<tr>
<td>($P + 0$)</td>
<td>n/a</td>
<td>~ OR 1</td>
</tr>
<tr>
<td>($P + 4$)</td>
<td></td>
<td>below 640 K mem in K</td>
</tr>
<tr>
<td>($P + 8$)</td>
<td></td>
<td>beyond 1M mem in K</td>
</tr>
<tr>
<td>all remaining registers &amp; flags</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(general, floating point, ESP, xDT, TR, CRx, DRx)</td>
<td>~</td>
<td>~</td>
</tr>
</tbody>
</table>

L4 relocates itself to 0x1000, enters protected mode if started in real mode, enables paging and initializes itself.
Appendix B

MIPS-64 Interface
B.1 Virtual Registers [MIPS-64]

Thread Control Registers (TCRs)
TCRs are mapped to memory locations. They are implemented as part of the mips64-specific user-level thread control block (UTCB). The address of the current thread’s UTCB is identical to the thread’s local ID, and is thus immutable. The UTCB (and hence local ID) is available in the k0 register. UTCB objects of the current thread can be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

<table>
<thead>
<tr>
<th>Field</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>VirtualSender/ActualSender</td>
<td>+104</td>
</tr>
<tr>
<td>IntendedReceiver</td>
<td>+96</td>
</tr>
<tr>
<td>ErrorCode</td>
<td>+88</td>
</tr>
<tr>
<td>UserDefinedHandle</td>
<td>+80</td>
</tr>
<tr>
<td>PreemptedIP</td>
<td>+72</td>
</tr>
<tr>
<td>PreemptCallbackIP</td>
<td>+64</td>
</tr>
<tr>
<td>NotifyBits</td>
<td>+56</td>
</tr>
<tr>
<td>NotifyMask</td>
<td>+48</td>
</tr>
<tr>
<td>Acceptor</td>
<td>+40</td>
</tr>
<tr>
<td>~ (48) cop flags (8)</td>
<td>+32</td>
</tr>
<tr>
<td>Acceptor</td>
<td>+40</td>
</tr>
<tr>
<td>ExceptionHandler</td>
<td>+24</td>
</tr>
<tr>
<td>Pager</td>
<td>+16</td>
</tr>
<tr>
<td>ProcessorNo</td>
<td>+8</td>
</tr>
<tr>
<td>MyGlobalId</td>
<td>← UTCB address</td>
</tr>
<tr>
<td>MyLocalId = UTCB address</td>
<td>k0</td>
</tr>
</tbody>
</table>

The TCR MyLocalId is not part of the UTCB. On mips64 it is identical with the UTCB address and is always in the k0 register. The register should be treated as read-only. If modified, the effects are undefined.

Message Registers (MRs)
Message registers MR₀ through MR₈ map to the processor’s general purpose register file for IPC and LIPC calls. The remaining message registers map to memory locations in the UTCB. MR₀ starts at byte offset 200 in the UTCB, and successive message registers follow in memory.

The first nine message registers are mapped to the registers v1, s0 to s7. MR₀...₈₃ are mapped to memory in the UTCB.
**VIRTUAL REGISTERS**

**MR 0...8**

<table>
<thead>
<tr>
<th>MR 0 (64)</th>
<th>v1</th>
</tr>
</thead>
<tbody>
<tr>
<td>MR 1 (64)</td>
<td>s0</td>
</tr>
<tr>
<td>MR 2 (64)</td>
<td>s1</td>
</tr>
<tr>
<td>MR 3 (64)</td>
<td>s2</td>
</tr>
<tr>
<td>MR 4 (64)</td>
<td>s3</td>
</tr>
<tr>
<td>MR 5 (64)</td>
<td>s4</td>
</tr>
<tr>
<td>MR 6 (64)</td>
<td>s5</td>
</tr>
<tr>
<td>MR 7 (64)</td>
<td>s6</td>
</tr>
<tr>
<td>MR 8 (64)</td>
<td>s7</td>
</tr>
</tbody>
</table>

**MR 0...63 [UTCB fields]**

<table>
<thead>
<tr>
<th>MR 63 (64)</th>
<th>+632</th>
</tr>
</thead>
<tbody>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>MR 9 (64)</td>
<td>← UTCB address + 200</td>
</tr>
</tbody>
</table>

**UTCB Memory With Undefined Semantics**

The kernel will associate no semantics with memory located at \( \text{UTCB address} + 128 \ldots \text{UTCB address} + 199 \). The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

Note, depending on kernel configuration, not all 64 message registers may be available. In this case, no semantics are associated with the memory defined for the unused MRs as above. Note also that when fewer message registers are configured, the kernel may reduce the UTCB size such that memory locations beyond the highest usable message register may not be accessible.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.
B.2 Systemcalls  [MIPS-64]

The system-calls invoked via the \texttt{jal} instruction are located in the kernel’s area of the virtual address space. Their precise locations are stored in the kernel interface page (see page 2). One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address register \texttt{RA} contains the correct return address.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

In general, the kernel follows the MIPS ABI64 calling convention for the system call boundary. This means that arguments are passed in the a0...a7 registers (t0...t3 = a4...a7), and the result is placed in the v0 register. All floating point registers are preserved across a system call. All other registers contain return values, are undefined, or may be preserved according to processor specific rules.

---

**KERNEL INTERFACE** [Slow Systemcall]

\begin{align*}
0x1FACECA1114E1F64 & \\ \text{at} & \rightarrow \text{KernelInterface} \\
- & v0,v1 \\
- & a0...a3 \\
- & a4 \\
- & a5 \\
- & a6 \\
- & a7 \\
- & t4...t7 \\
- & a0...a7 \\
- & t8,t9 \\
- & s0,s1 \\
- & a8 \\
- & ra \\
\end{align*}

opcode 0x07FFFFFF

\begin{align*}
& a4 \quad \text{KIP base address} \\
& a5 \quad \text{API Version} \\
& a6 \quad \text{API Flags} \\
& a7 \quad \text{Kernel ID} \\
& t4...t7 \\
& a0...a7 \\
& t8,t9 \\
& s0,s1 \\
& a8 \\
& ra \\
\end{align*}

For this system-call, all registers other than the output registers are preserved.

---

**EXCHANGE REGISTERS** [Systemcall]

\begin{align*}
& \text{dest} \quad a0 \\
& \text{control} \quad a1 \\
& \text{SP} \quad a2 \\
& \text{IP} \quad a3 \\
& \text{FLAGS} \quad a4 \\
& \text{UserDefinedHandle} \quad a5 \\
& \text{pager} \quad a6 \\
- & a7 \\
- & t4...t7 \\
- & a0...a7 \\
- & t8,t9 \\
- & sp \\
- & sp \\
- & a8 \\
- & ra \\
\end{align*}

\begin{align*}
\text{jal ExchangeRegisters} & \rightarrow \text{Exchange Registers} \\
& a1 \sim \\
& v0 \quad \text{result} \\
& v1 \sim \\
- & a0 \quad \text{control} \\
& a1 \quad \text{SP} \\
& a2 \quad \text{IP} \\
& a3 \quad \text{FLAGS} \\
& a4 \quad \text{pager} \\
& a5 \quad \text{UserDefinedHandle} \\
- & a7 \sim \\
- & t4...t7 \sim \\
- & a0...a7 \sim \\
- & t8,t9 \sim \\
- & sp \sim \\
- & sp \sim \\
- & a8 \sim \\
- & ra \sim \\
\end{align*}
### THREADCONTROL [Privileged Systemcall]

- `at`
- `v0`
- `v1`
- `dest a0`
- `space a1`
- `scheduler a2`
- `pager a3`
- `SendRedirector a4`
- `ReceiveRedirector a5`
- `UTCB a6`
- `a7`
- `a8...a7`
- `a9, a9`
- `sp`
- `s8`
- `ra`

```
ThreadControl → jal ThreadControl
```

```assembly
at ~
v0 result
v1 ~
a0 ~
a1 ~
a2 ~
a3 ~
a4 ~
a5 ~
a6 ~
a7 ~
a8...a7 ~
a9, a9 ~
s0 ~
s1 ~
s2 ~
s3 ~
s4 ~
s5 ~
s6 ~
s7 ~
s8 ~
s9 ~
```

### THREADSWITCH [Systemcall]

- `at`
- `v0, v1`
- `dest a0`
- `a1...a3`
- `a4...a7`
- `a8...a7`
- `a9, a9`
- `sp`
- `sp`
- `s8`
- `ra`

```
ThreadSwitch → jal ThreadSwitch
```

```assembly
at ~
v0, v1 ~
a0 ~
a1...a3 ~
a4...a7 ~
a8...a7 ~
a9, a9 ~
s0 ~
s1 ~
s2 ~
s3 ~
s4 ~
s5 ~
s6 ~
s7 ~
s8 ~
s9 ~
```

### SCHEDULE [Systemcall]

- `at`
- `v0`
- `v1`
- `dest a0`
- `processor control a1`
- `priority a2`
- `preemption control a3`
- `ts len a4`
- `total quantum a5`
- `a6...a7`
- `a8...a7`
- `a9, a9`
- `sp`
- `sp`
- `s8`
- `ra`

```
Schedule → jal Schedule
```

```assembly
at ~
v0 result
v1 ~
a0 ~
a1 ~
a2 ~
a3 ~
a4 rem ts
a5 rem total
a6...a7 ~
a8...a7 ~
a9, a9 ~
s0 ~
s1 ~
s2 ~
s3 ~
s4 ~
s5 ~
s6 ~
s7 ~
s8 ~
s9 ~
```

---
IPC [Systemcall]

- at
- v0
MR0 → v1
  to a0
  FromSpecifier a1
  - a2
  - a3
  - a4...a7
  - i4...i7
MR1 → s0
MR2 → s1
MR3 → s2
MR4 → s3
MR5 → s4
MR6 → s5
MR7 → s6
MR8 → s7
  - s8, s9
  - sp
  - gp
  - ra
  - t8, t9

LIPC [Systemcall]

- at
- v0
MR0 → v1
  to a0
  FromSpecifier a1
  - a2
  - a3
  - a4...a7
  - i4...i7
MR1 → s0
MR2 → s1
MR3 → s2
MR4 → s3
MR5 → s4
MR6 → s5
MR7 → s6
MR8 → s7
  - s8, s9
  - sp
  - gp
  - ra
### SYSTEMCALLS

#### UNMAP

<table>
<thead>
<tr>
<th>Unmap</th>
<th>at</th>
<th>v0, v1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>a0</td>
<td>a1 ... a3</td>
</tr>
<tr>
<td></td>
<td>a4 ... a7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t4 ... t7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>s0 ... s7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t8, t9</td>
<td></td>
</tr>
<tr>
<td></td>
<td>sp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>sp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>s8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ra</td>
<td></td>
</tr>
</tbody>
</table>

#### SPACECONTROL

<table>
<thead>
<tr>
<th>Space Control</th>
<th>at</th>
<th>v0, v1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>a0</td>
<td>a1 ... a3</td>
</tr>
<tr>
<td></td>
<td>a4 ... a7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t4 ... t7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>s0 ... s7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t8, t9</td>
<td></td>
</tr>
<tr>
<td></td>
<td>sp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>sp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>s8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ra</td>
<td></td>
</tr>
</tbody>
</table>

#### PROCESSORCONTROL

<table>
<thead>
<tr>
<th>Processor Control</th>
<th>at</th>
<th>v0, v1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>a0</td>
<td>a1 ... a3</td>
</tr>
<tr>
<td></td>
<td>a4 ... a7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t4 ... t7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>s0 ... s7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t8, t9</td>
<td></td>
</tr>
<tr>
<td></td>
<td>sp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>sp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>s8</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ra</td>
<td></td>
</tr>
</tbody>
</table>
### MemoryControl

<table>
<thead>
<tr>
<th>Privileged Systemcall</th>
<th>− Memory Control →</th>
<th>jal MemoryControl</th>
</tr>
</thead>
<tbody>
<tr>
<td>− at</td>
<td>− Memory Control →</td>
<td>at</td>
</tr>
<tr>
<td>− v0</td>
<td>− v0</td>
<td>v0 result</td>
</tr>
<tr>
<td>− v1</td>
<td>− v1</td>
<td>v1</td>
</tr>
<tr>
<td>− a0</td>
<td>− a0</td>
<td>a0</td>
</tr>
<tr>
<td>− a1</td>
<td>− a1</td>
<td>a1</td>
</tr>
<tr>
<td>− a2</td>
<td>− a2</td>
<td>a2</td>
</tr>
<tr>
<td>− a3</td>
<td>− a3</td>
<td>a3</td>
</tr>
<tr>
<td>− a4</td>
<td>− a4</td>
<td>a4</td>
</tr>
<tr>
<td>− a5...a7</td>
<td>− a5...a7</td>
<td>a5...a7</td>
</tr>
<tr>
<td>− s8...s7</td>
<td>− s8...s7</td>
<td>s8...s7</td>
</tr>
<tr>
<td>− s8</td>
<td>− s8</td>
<td>s8</td>
</tr>
<tr>
<td>− ra</td>
<td>− ra</td>
<td>ra</td>
</tr>
</tbody>
</table>
B.3 Memory Attributes [MIPS-64]

The mips64 architecture supports the following memory/cache attribute values, to be used with the MEMORYCONTROL system-call:

<table>
<thead>
<tr>
<th>attribute</th>
<th>value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Default</td>
<td>0</td>
</tr>
<tr>
<td>Uncached</td>
<td>1</td>
</tr>
<tr>
<td>Write-back</td>
<td>2</td>
</tr>
<tr>
<td>Write-through</td>
<td>3</td>
</tr>
<tr>
<td>Write-through (no allocate)</td>
<td>4</td>
</tr>
<tr>
<td>Coherent</td>
<td>5</td>
</tr>
<tr>
<td>Flush-I (Flush instruction cache)</td>
<td>30</td>
</tr>
<tr>
<td>Flush-D (Flush data cache)</td>
<td>31</td>
</tr>
</tbody>
</table>

The default attributes depend on the platform and not all modes are defined for all processors.

Before disabling the cache for a page, the software must ensure that all memory belonging to the target page is flushed from the cache.
B.4 Exception Message Format  [MIPS-64]

System Call Trap

System Call Trap Message to Exception Handler

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>a7 (64)</td>
<td>MR 13</td>
</tr>
<tr>
<td>a6 (64)</td>
<td>MR 12</td>
</tr>
<tr>
<td>a5 (64)</td>
<td>MR 11</td>
</tr>
<tr>
<td>a4 (64)</td>
<td>MR 10</td>
</tr>
<tr>
<td>a3 (64)</td>
<td>MR 9</td>
</tr>
<tr>
<td>a2 (64)</td>
<td>MR 8</td>
</tr>
<tr>
<td>a1 (64)</td>
<td>MR 7</td>
</tr>
<tr>
<td>a0 (64)</td>
<td>MR 6</td>
</tr>
<tr>
<td>v1 (64)</td>
<td>MR 5</td>
</tr>
<tr>
<td>v0 (64)</td>
<td>MR 4</td>
</tr>
<tr>
<td>Status (64)</td>
<td>MR 3</td>
</tr>
<tr>
<td>SP (64)</td>
<td>MR 2</td>
</tr>
<tr>
<td>IP (64)</td>
<td>MR 1</td>
</tr>
<tr>
<td>-5 (44)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>t = 0 (6)</td>
<td>u = 13 (6)</td>
</tr>
<tr>
<td>0x-0</td>
<td>0x-0</td>
</tr>
</tbody>
</table>

When user code executes the Mips syscall instruction, the kernel delivers the system call trap message to the exception handler. The kernel preserves only partial user state when handling a syscall instruction. State is preserved similarly for the inclusive set of saved registers according the MIPS ABI 64,n32,o32 for function calls. The Status value is described under Generic Traps.

The non-volatile registers are: s0 . . . s7, gp, sp, fp/s8
The volatile registers are: AT, v0, v1, a0 . . . a7, t4 . . . t9, k0, k1, ra, hi, lo
Thread virtual registers may also be clobbered.

Generic Traps

Generic Trap Message To Exception Handler
The kernel synthesizes exception messages in response to architecture specific events. Some traps are handled by the kernel and therefore do not generate exception messages. The kernel preserves all user state, including thread virtual registers. The Status value is encoded as bits: 31...1 = Flags: 31...1, bit: 0 = Branch. Branch indicates whether the exception took place in a branch delay slot or not.

The following is a table of values for the Generic Trap ExceptionNo:

<table>
<thead>
<tr>
<th>Exception</th>
<th>ExceptionNo</th>
<th>ErrorCode</th>
<th>Delivered</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt</td>
<td>0</td>
<td>-</td>
<td>No</td>
</tr>
<tr>
<td>TLB Write Denied</td>
<td>1</td>
<td>-</td>
<td>No</td>
</tr>
<tr>
<td>TLB Miss Load</td>
<td>2</td>
<td>-</td>
<td>No</td>
</tr>
<tr>
<td>TLB Miss Store</td>
<td>3</td>
<td>-</td>
<td>No</td>
</tr>
<tr>
<td>Address Error (load/execute)</td>
<td>4</td>
<td>BadVAddress</td>
<td>Yes</td>
</tr>
<tr>
<td>Address Error (store)</td>
<td>5</td>
<td>BadVAddress</td>
<td>Yes</td>
</tr>
<tr>
<td>Bus Error (instruction)</td>
<td>6</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>Bus Error (data)</td>
<td>7</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>System Call</td>
<td>8</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>Break Point</td>
<td>9</td>
<td>!(v0 &gt;= 0)</td>
<td>Yes</td>
</tr>
<tr>
<td>Reserved Instruction</td>
<td>10</td>
<td>Instruction</td>
<td>Yes</td>
</tr>
<tr>
<td>Coprocessor Unavailable</td>
<td>11</td>
<td>Number</td>
<td>CP0, CP2, CP3</td>
</tr>
<tr>
<td>Arithmetic Overflow</td>
<td>12</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>Trap</td>
<td>13</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>Virtual Coherency (instruction)</td>
<td>14</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>Floating Point</td>
<td>15</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>Watch Point</td>
<td>23</td>
<td>-</td>
<td>Yes</td>
</tr>
<tr>
<td>Virtual Coherency (data)</td>
<td>31</td>
<td>-</td>
<td>Yes</td>
</tr>
</tbody>
</table>

Note, not all of these exceptions will be delivered via exception IPC. Some will be handled by the kernel. Delivered exceptions are indicated in the last column of the table above.
B.5 Exchange Registers [MIPS-64]

The EXCHANGE REGISTERS system call has an architecture dependent FLAGS parameter to specify various user-level CPU flags that can be controlled. For MIPS64, the FLAGS parameter has the same fields as the MIPS status register. Not all bits in the status register are controllable. The following shows which bits are valid.

```
  X  ~ (4)  XXXXX  ~ (17)  X  ~ (4)
```
B.6 Booting [MIPS-64]

The kernel is provided as an ELF file and must be loaded according to the load addresses defined in the ELF header (corresponding to the physical region of the virtual address space). The kernel must be started in 64bit mode.
C.1 Virtual Registers  [ARM]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the ARM-specific user-level thread control block (UTCB). The address of the current thread’s UTCB will not change over the lifetime of the thread. The UTCB address of the current thread can be read from the memory location 0xFF000FF0. UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

| UserDefinedHandle (32) | +52 |
| ErrorCode (32) | +48 |
| PreemptedIP (32) | +44 |
| PreemptCallbackIP (32) | +40 |
| VirtualSender/ActualSender (32) | +36 |
| IntendedReceiver (32) | +32 |
| ProcessorNo (32) | +28 |
| NotifyBits (32) | +24 |
| NotifyMask (32) | +20 |
| Acceptor (32) | +16 |
| ~ (16) | cop flags (8) | preempt flags (8) | +12 |
| ExceptionHandler (32) | +8 |
| Pager (32) | +4 |
| MyGlobalId (32) | ← UTCB address |

The TCR MyLocalId is not part of the UTCB. On ARM it is identical with the UTCB address and can be obtained by a load from memory location 0xFF000FF0.

Message Registers (MRs)

Message registers MR 0 through MR 5 map to the processor’s general purpose register file for IPC, LIPC and unmap calls. The remaining message registers map to memory locations in the UTCB. MR 5 starts at byte offset 84 in the UTCB, and successive message registers follow in memory.

The first six message registers are mapped to the registers r3 to r8. MR 6...63 are mapped to memory in the UTCB.
**UTCB Memory With Undefined Semantics**

The kernel will associate no semantics with memory located at UTCB address + 64...UTCB address + 87. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

Note, that depending on kernel configuration, not all 64 message registers may be available. In this case, no semantics are associated with the memory defined for the unused MRs as above. Note also that when fewer message registers are configured, the kernel may reduce the UTCB size such that memory locations beyond the highest usable message register may not be accessible.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.
C.2 Systemcalls  [ARM]

The system-calls, which are invoked by the bl instruction, take the target of the calls from the system call link fields in the kernel interface page (see page 2). Each system-call link value specifies an address relative to the kernel interface page’s base address. One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address is contained in r14.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

The sp and lr registers are always preserved across system calls. Unless defined below, registers r8...r12 have undefined values following system calls other than KernelInterface.

---

**KERNELINTERFACE**  [Slow Systemcall]

\[
\begin{array}{c|c}
- & 0 \\
- & r1 \\
- & r2 \\
- & r3 \\
- & r4 \\
- & r5 \\
- & r6 \\
- & r7 \\
\end{array}
\]

\[
\begin{array}{c|c}
- & 0 \text{ KernelInterface} \\
\end{array}
\]

\[
\begin{array}{c|c}
bl & 0xFE0000B4 \\
r0 & \text{KIP base address} \\
r1 & \text{API Version} \\
r2 & \text{API Flags} \\
r3 & \text{Kernel ID} \\
r4 & \equiv \\
r5 & \equiv \\
r6 & \equiv \\
r7 & \equiv \\
\end{array}
\]

For this system-call all registers other than the output registers are preserved.

---

**EXCHANGeregisters**  [Systemcall]

\[
\begin{array}{c|c}
dest & r0 \\
control & r1 \\
SP & r2 \\
IP & r3 \\
FLAGS & r4 \\
UserDefinedHandle & r5 \\
pager & r6 \\
- & r7 \\
\end{array}
\]

\[
\begin{array}{c|c}
- & 0 \text{ ExchangeRegisters} \\
\end{array}
\]

\[
\begin{array}{c|c}
bl & ExchangeRegisters \\
r0 & \text{result} \\
r1 & \text{control} \\
r2 & \text{SP} \\
r3 & \text{IP} \\
r4 & \text{FLAGS} \\
r5 & \text{UserDefinedHandle} \\
r6 & \text{pager} \\
r7 & \sim \\
\end{array}
\]

The FLAGS field corresponds to the ARM CPSR register.

---

**ThreadControl**  [Privileged Systemcall]

\[
\begin{array}{c|c}
dest & r0 \\
space & r1 \\
scheduler & r2 \\
pager & r3 \\
SendRedirector & r4 \\
ReceiveRedirector & r5 \\
UTCB & r6 \\
- & r7 \\
\end{array}
\]

\[
\begin{array}{c|c}
- & 0 \text{ ThreadControl} \\
\end{array}
\]

\[
\begin{array}{c|c}
bl & ThreadControl \\
r0 & \text{result} \\
r1 & \sim \\
r2 & \sim \\
r3 & \sim \\
r4 & \sim \\
r5 & \sim \\
r6 & \sim \\
r7 & \sim \\
\end{array}
\]
### Thread Switch [Systemcall]

| dest | 0  | | 0  | ~ | r1 | ~ | r2 | ~ | r3 | ~ | r4 | ~ | r5 | ~ | r6 | ~ | r7 | ~ |
|------|----||    |   |    |   |    |   |    |   |    |   |    |   |    |   |    |   |
|      |    | | ThreadSwitch | | bl ThreadSwitch | |    |   |    |   |    |   |    |   |    |   |    |   |

### Schedule [Systemcall]

| dest | 0  | | 0  | result | r1 | ~ | r2 | ~ | r3 | ~ | r4 | rem ts | r5 | rem total | r6 | ~ | r7 | ~ |
|------|----||    |      |    |   |    |   |    |   |    |     |    |      |    |   |    |   |
|      |    | | Schedule | | bl Schedule | |    |   |    |   |    |   |    |   |    |   |    |   |

### Ipc [Systemcall]

| dest | 0  | | 0  | result | r1 | ~ | r2 | ~ | r3 | MR0 | r4 | MR1 | r5 | MR2 | r6 | MR3 | r7 | MR4 | r8 | MR5 |
|------|----||    |      |    |   |    |   |    |    |    |    |    |    |    |    |    |    |    |
|      |    | | Ipc | | bl Ipc | |    |   |    |   |    |    |    |    |    |    |    |    |    |

### Lipc [Systemcall]

| dest | 0  | | 0  | result | r1 | ~ | r2 | ~ | r3 | MR0 | r4 | MR1 | r5 | MR2 | r6 | MR3 | r7 | MR4 | r8 | MR5 |
|------|----||    |      |    |   |    |   |    |    |    |    |    |    |    |    |    |    |    |
|      |    | | Lipc | | bl Lipc | |    |   |    |   |    |    |    |    |    |    |    |    |    |

### Unmap [Systemcall]

| control | 0  | | 0  | ~ | r1 | ~ | r2 | ~ | r3 | MR0 | r4 | MR1 | r5 | MR2 | r6 | MR3 | r7 | MR4 | r8 | MR5 |
|---------|----||     |   |    |   |    |   |    |    |    |    |    |    |    |    |    |    |    |
|         |    | | Unmap | | bl Unmap | |    |   |    |   |    |    |    |    |    |    |    |    |    |    |
SPACE CONTROL [Privileged Systemcall]

SpaceSpecifier r0
control r1
KernelInterfacePageArea r2
UltaArea r3
− r4
− r5
− r6
− r7
− Space Control \(\rightarrow\) r0 result
\(\rightarrow\) r1 control
\(\rightarrow\) r2 ~
\(\rightarrow\) r3 ~
\(\rightarrow\) r4 ~
\(\rightarrow\) r5 ~
\(\rightarrow\) r6 ~
\(\rightarrow\) r7 ~

PROCESSOR CONTROL [Privileged Systemcall]

ProcessorNo r0
InternalFreq r1
ExternalFreq r2
voltage r3
− r4
− r5
− r6
− r7
− Processor Control \(\rightarrow\) r0 result
\(\rightarrow\) r1 ~
\(\rightarrow\) r2 ~
\(\rightarrow\) r3 ~
\(\rightarrow\) r4 ~
\(\rightarrow\) r5 ~
\(\rightarrow\) r6 ~
\(\rightarrow\) r7 ~

MEMORY CONTROL [Privileged Systemcall]

control r0
attribute_0 r1
attribute_1 r2
attribute_2 r3
attribute_3 r4
− r5
− r6
− r7
− Memory Control \(\rightarrow\) r0 result
\(\rightarrow\) r1 ~
\(\rightarrow\) r2 ~
\(\rightarrow\) r3 ~
\(\rightarrow\) r4 ~
\(\rightarrow\) r5 ~
\(\rightarrow\) r6 ~
\(\rightarrow\) r7 ~
C.3 Kernel Features [ARM]

The ARM architecture supports the following kernel feature descriptors in the kernel interface page (see page 5).

<table>
<thead>
<tr>
<th>String</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>“PIDs”</td>
<td>Kernel has ARM-PID support enabled.</td>
</tr>
<tr>
<td>“virtualspaceids”</td>
<td>Kernel has virtual-space identifiers enabled.</td>
</tr>
</tbody>
</table>
C.4 Memory Attributes  [ARM]

The ARM architecture supports the following memory/cache attribute values, to be used with the MEMORYCONTROL system-call:

<table>
<thead>
<tr>
<th>attribute</th>
<th>value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Default</td>
<td>0</td>
</tr>
<tr>
<td>Uncached</td>
<td>1</td>
</tr>
<tr>
<td>WriteCombine</td>
<td>2</td>
</tr>
<tr>
<td>WriteThrough</td>
<td>3</td>
</tr>
<tr>
<td>FlushI</td>
<td>29</td>
</tr>
<tr>
<td>FlushD</td>
<td>30</td>
</tr>
<tr>
<td>Flush (I + D)</td>
<td>31</td>
</tr>
</tbody>
</table>

The default memory attributes specify cached access. Before disabling the cache for a page, the software must ensure that all memory belonging to the target page is flushed from the cache.
C.5 Space Control  [ARM]

The SPACECONTROL system call has an architecture dependent control parameter to specify various address space characteristics. For ARM, the control parameter has the following semantics.

Input Parameter

<table>
<thead>
<tr>
<th>control</th>
<th>vspace</th>
<th>0</th>
<th>PID</th>
</tr>
</thead>
</table>

PID
If the kernel has ARM-PID support, this sets the PID register value that will be loaded for threads in this address space. The effect of this is described in the Fast Context Switch Extension section of the ARM Architecture Reference Manual. All addresses supplied to and returned from kernel syscalls (e.g. UTCB location) correspond to the MVA.

vspace
If the kernel has virtual-space identifiers support, then the vspace field specifies the VirtualSpaceID of the current address space. Address spaces with the same VirtualSpaceID are defined as having no conflicting aliases of physical pages in their virtual address space. A typical example is a single-address-space operating system. The L4 kernel can optimize address space switches for ARM virtual caches with knowledge of this address space relationship. It is up to the privileged services to enforce the non-conflicting address space layout. A violation of this rule will corrupt all address spaces with the same VirtualSpaceID and violate security.
C.6 Exchange Registers [ARM]

The EXCHANGE REGISTERS system call has an architecture dependent \textit{FLAGS} parameter to specify various user-level CPU flags that can be controlled. For ARM, the \textit{FLAGS} parameter has the same fields as the ARM \textit{CPSR} register. Not all bits in the \textit{CPSR} are controllable. The following shows which bits are valid.

\begin{center}
\begin{tabular}{|c|c|}
\hline
\textit{N Z C V Q} & \sim (21) \\
\hline
\textit{T} & \sim (5) \\
\hline
\end{tabular}
\end{center}
C.7 Exception Message Format [ARM]

Syscall emulation exception message

<table>
<thead>
<tr>
<th>Flags (32)</th>
<th>MR 13</th>
</tr>
</thead>
<tbody>
<tr>
<td>Syscall (32)</td>
<td>MR 12</td>
</tr>
<tr>
<td>LR (32)</td>
<td>MR 11</td>
</tr>
<tr>
<td>SP (32)</td>
<td>MR 10</td>
</tr>
<tr>
<td>PC (32)</td>
<td>MR 9</td>
</tr>
<tr>
<td>r3 (32)</td>
<td>MR 8</td>
</tr>
<tr>
<td>r2 (32)</td>
<td>MR 7</td>
</tr>
<tr>
<td>r1 (32)</td>
<td>MR 6</td>
</tr>
<tr>
<td>r0 (32)</td>
<td>MR 5</td>
</tr>
<tr>
<td>r7 (32)</td>
<td>MR 4</td>
</tr>
<tr>
<td>r6 (32)</td>
<td>MR 3</td>
</tr>
<tr>
<td>r5 (32)</td>
<td>MR 2</td>
</tr>
<tr>
<td>r4 (32)</td>
<td>MR 1</td>
</tr>
<tr>
<td>−5 (12)</td>
<td>0 (4)</td>
</tr>
<tr>
<td>0 (4)</td>
<td>t = 0 (6)</td>
</tr>
<tr>
<td>u = 13 (6)</td>
<td>MR 0</td>
</tr>
</tbody>
</table>

On execution of an ARM SWI instruction, the above message is delivered to the thread’s exception handler.

The Syscall field contains the encoding of the instruction causing the system call exception. The exception handler can decode the system call number from the lower 24 bits.

Generic Traps

Generic Trap Message To Exception Handler
The kernel synthesizes exception messages in response to architecture specific events. Some traps are handled by the kernel and therefore do not generate exception messages. The kernel preserves all user state.

The following is a table of values for the Generic Trap ExceptionNo:

<table>
<thead>
<tr>
<th>Exception</th>
<th>ExceptionNo</th>
<th>ErrorCode</th>
<th>Delivered</th>
</tr>
</thead>
<tbody>
<tr>
<td>Undefined instruction</td>
<td>1</td>
<td>Instruction</td>
<td>Yes</td>
</tr>
<tr>
<td>Data abort</td>
<td>0x100 + (fault status)</td>
<td>Fault address</td>
<td>(external aborts/unhandled) No</td>
</tr>
<tr>
<td>Reset exception</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIQ exception</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note, not all of these exceptions will be delivered via exception IPC. Some will be handled by the kernel. Delivered exceptions are indicated in the last column of the table above.
C.8 Thumb mode extensions  [ARM]

On CPUs that support thumb mode, certain kernel operations are extended to provide support specifying the mode of operation.

In certain cases, the L4 kernel honors the mode-bit set in the LSB of an instruction-pointer. In these cases, when setting the instruction pointer of a thread, the thread’s CPU mode is set to ARM mode if the LSB is clear, otherwise the thread’s CPU mode is set to THUMB mode. The following is a list of kernel operations which comply.

- **Asynchronous preemption** see page 34. The LSB of the PreemptCallbackIP TCR is honored. The kernel also sets the LSB of the PreemptedIP with the thread’s thumb state.

- **Exchange Registers.** The IP input field is honored. The LSB of the IP output is undefined. The FLAGS output value contains the correct value of the thumb bit. If the FLAGS input is specified, the thumb bit it contains overrides the LSB of the IP input.

- **Thread start protocol.**

- **Generic booting protocol.**

The kernel interface page contains additional vectors for making system calls from thumb mode starting at offset 0x110.

<table>
<thead>
<tr>
<th>~</th>
<th>iSCHEDULE SC</th>
<th>iTHREADSWITCH SC</th>
<th>Reserved</th>
<th>+130</th>
</tr>
</thead>
<tbody>
<tr>
<td>iEXCHANGEREGISTERS SC</td>
<td>iUNMAP SC</td>
<td>iIPC SC</td>
<td>tIPC SC</td>
<td>+120</td>
</tr>
<tr>
<td>iMEMORYCONTROL pSC</td>
<td>iPROCESSORCONTROL pSC</td>
<td>iTHREADCONTROL pSC</td>
<td>iSPACECONTROL pSC</td>
<td>+110</td>
</tr>
</tbody>
</table>
C.9 Booting [ARM]

The kernel is provided as an ELF file and must be loaded at the physical load address defined in the ELF header. It must begin execution at the corresponding physically addressed entry point with MMU disabled.
Appendix D

Generic BootInfo
D.1 Generic BootInfo [Data Structure]

The generic BootInfo structure contains boot loader specific data such as loaded modules or files, location of system tables, etc. The data structure can be located anywhere in memory, but must be aligned at a word size.

The BootInfo structure is a pure boot loader specific object. That is, the kernel does not associate any semantics with its contents. A boot loader is free to choose whether to provide a BootInfo structure or not. Starting a system without a generic BootInfo structure is perfectly valid.

<table>
<thead>
<tr>
<th>First BootInfo Record</th>
<th>First Entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>~</td>
<td>Num Entries +10 / +20</td>
</tr>
<tr>
<td>First Entry</td>
<td>Size</td>
</tr>
<tr>
<td></td>
<td>Version</td>
</tr>
<tr>
<td></td>
<td>Magic</td>
</tr>
<tr>
<td>+C / +18</td>
<td>+8 / +10</td>
</tr>
<tr>
<td>+4 / +8</td>
<td>+0</td>
</tr>
</tbody>
</table>

The base address of the bootinfo structure is specified by the Bootinfo field in the kernel interface page (see page 4). Note that the base address as specified by the BootInfo field is a physical address. An application running on virtual memory must determine the location of the BootInfo structure within its own address space by other means.

BootInfo Description

- **Magic**: The magic number 0x14B0021D. The magic also determines the endianess of the structure (i.e., the value 0x1D02B014 indicates that the endian is wrong). The word size of the BootInfo structure is defined by the word size specified in the kernel interface page (see page 3).

- **Version**: API version of the BootInfo structure. This document describes version 1. Note that any changes in the BootInfo records themselves do not influence the version in the main BootInfo structure. This enables BootInfo records to be added or modified without introducing major incompatibilities with a program that parses the BootInfo structure. Only the added/modified BootInfo record types are influenced by the update.

- **Size**: The size (in bytes) of the complete BootInfo structure, including all BootInfo records and data referenced by these records.

- **First Entry**: Points to the first BootInfo record. First Entry is given as an address relative to the base address of the BootInfo structure itself.

- **Num Entries**: Number of BootInfo records in the BootInfo structure.

Generic BootInfo Record

The exact structure of a BootInfo record is determined by the type of the record. Only the three first words of the record are defined for all BootInfo record types.

<table>
<thead>
<tr>
<th>Offset Next</th>
<th>Version</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>+8 / +10</td>
<td>+4 / +8</td>
<td>+0</td>
</tr>
</tbody>
</table>

**Type**: Specifies the type of the BootInfo record.
**Version**  
Specifies the API version of the BootInfo record type. Increasing the version of a BootInfo record type does not also require an increase in the main BootInfo version. Later versions of a BootInfo record are guaranteed to be backwards compatible with older versions.

**Offset Next**  
The offset (in bytes) to the next BootInfo record. Note that the offset may vary from record to record, even for records of the same type. This enables the boot loader to have variable length records, place data in between records, or otherwise align records for ease of implementation. It is wrong to assume that the offset associated with a particular version of a record type is constant.

---

**Convenience Programming Interface**

```c
#include <l4/bootinfo.h>

struct BootRec { Word raw [*] }

Bool BootInfo_Valid (void* BootInfo)  
Checks whether specified BootInfo structure is valid or not (i.e., whether the magic number and the version number are correct).

Word BootInfo_Size (void* BootInfo)  
Delivers the size (in bytes) of the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure.

BootRec* BootInfo_FirstEntry (void* BootInfo)  
Delivers the first BootInfo record of the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure.

Word BootInfo_Entries (void* BootInfo)  
Delivers the number of BootInfo records in the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure.

Word Type (BootRec* BootRec)  
[BootRec_Type]
Delivers the type of the BootInfo record.

BootRec* Next (BootRec* BootRec)  
[BootRec_Next]
Delivers the next BootInfo record. The value returned by the last BootInfo record in the BootInfo structure is undefined.
```
D.2 BootInfo Records

BootInfo records can be listed in any order. This section lists currently defined BootInfo records. A program encountering an unknown BootInfo record can skip past the record using the ubiquitous Offset Next field.

---

**Simple Module**
The *Simple Module* BootInfo record specifies a binary file loaded into main memory by the boot loader.

<table>
<thead>
<tr>
<th></th>
<th>Cmdline Off</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start</td>
<td>+C / +18</td>
<td>+8 / +10</td>
</tr>
<tr>
<td>Offset Next</td>
<td>+8 / +10</td>
<td>+4 / +8</td>
</tr>
<tr>
<td>version</td>
<td>1</td>
<td>type</td>
</tr>
<tr>
<td>type</td>
<td>0x1</td>
<td></td>
</tr>
</tbody>
</table>

- **Start**: Physical address of first byte in loaded module.
- **Size**: Size of loaded module (in bytes).
- **Cmdline Off**: Address of command line associated with loaded module, or 0 if no command line exists. Address is specified relative to base address of current BootInfo record.

---

**Simple Executable**
The *Simple Executable* BootInfo record specifies an executable file which has been loaded into main memory and relocated by the boot loader. The record can only specify simple executables with single code, data, and bss sections.

<table>
<thead>
<tr>
<th></th>
<th>Cmdline Off</th>
<th>Label</th>
<th>Flags</th>
<th>Initial IP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bss.Size</td>
<td>+C / +18</td>
<td>+8 / +10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bss.Vstart</td>
<td>+8 / +10</td>
<td>+4 / +8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bss.Pstart</td>
<td></td>
<td>+0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data.Size</td>
<td>+20 / +40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data.Vstart</td>
<td>+10 / +20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data.Pstart</td>
<td>+8 / +10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Text.Size</td>
<td></td>
<td>+0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Text.Vstart</td>
<td>+20 / +40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Text.Pstart</td>
<td>+10 / +20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Offset Next</td>
<td>+8 / +10</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **Pstart**: Physical address of first byte in code/data/bss section of the loaded executable.
- **Vstart**: Virtual address of first byte in code/data/bss section of the loaded executable.
- **Size**: Size of code/data/bss section (in bytes).
- **Initial IP**: Virtual address of entry point for loaded executable.
- **Flags**: Flags for the loaded executable (defined by boot loader or application programs). Note that regular applications may not necessarily have write permissions on the Flags field.
- **Label**: Freely available word (defined by boot loader or application programs). Note that regular applications may not necessarily have write permissions on the Label field.
- **Cmdline Off**: Address of command line associated with loaded executable, or 0 if no command line exists. Address is specified relative to base address of current BootInfo record.
**EFI Tables**

The EFI Tables BootInfo record specifies the location and size of the EFI memory map, and the location of the EFI system table.

<table>
<thead>
<tr>
<th>Memdesc Version</th>
<th>Memdesc Size</th>
<th>Memmap Size</th>
<th>Memmap Offset</th>
<th>+10 / +20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Systab</td>
<td>Offset Next</td>
<td>version = 1</td>
<td>type = 0x101</td>
<td></td>
</tr>
</tbody>
</table>

**Systab**

Physical address of EFI system table, or 0 if EFI system table is not present.

**Memmap**

Physical address of EFI memory map. Undefined if Memmap Size = 0.

**Memmap Size**

Size (in bytes) of the EFI memory map, or 0 if EFI memory map is not present.

**Memdesc Size**

Size (in bytes) of descriptor entries in the EFI memory map. Undefined if Memmap Size = 0.

**Memdesc Version**

Version of descriptor entries in the EFI memory map. Undefined if Memmap Size = 0.

---

**Multiboot info**

The Multiboot info BootInfo record specifies the location of the first byte in the multiboot header.

<table>
<thead>
<tr>
<th>Multiboot Addr</th>
<th>Offset Next</th>
<th>version = 1</th>
<th>type = 0x102</th>
</tr>
</thead>
<tbody>
<tr>
<td>+C / +18</td>
<td>+8 / +10</td>
<td>+4 / +8</td>
<td>+0</td>
</tr>
</tbody>
</table>

**Multiboot Addr**

Physical address of first byte in multiboot header.

---

### Convenience Programming Interface

```
#include <l4/bootinfo.h>

Word BootInfo_Module
Word BootInfo_SimpleExec
Word BootInfo_EFITables
Word BootInfo_Multiboot

Word Module_Start (BootRec* b)
Word Module_Size (BootRec* b)

Delivers the start and size of the specified boot module.

char* Module_Cmdline (BootRec* b)

Delivers the command line of the specified boot module, or 0 if command line does not exist.

Word SimpleExec_TextPstart (BootRec* b)
Word SimpleExec_TextVstart (BootRec* b)
Word SimpleExec_TextSize (BootRec* b)
Word SimpleExec_DataPstart (BootRec* b)
Word SimpleExec_DataVstart (BootRec* b)
Word SimpleExec_DataSize (BootRec* b)
Word SimpleExec_BssPstart (BootRec* b)
Word SimpleExec_BssVstart (BootRec* b)
```
Word SimpleExec_BssSize (BootRec* b)
    Delivers physical start address, virtual start address, and size of the code/data/bss section of the specified executable.

Word SimpleExec_InitialIP (BootRec* b)
    Delivers virtual address of entry point for the specified executable.

Word SimpleExec.Flags (BootRec* b)
void SimpleExec_SetFlags (BootRec* b, Word w)
    Delivers/sets the flags field for the specified executable.

Word SimpleExec_Label (BootRec* b)
void SimpleExec_SetLabel (BootRec* b, Word w)
    Delivers/sets the label field for the specified executable.

char* SimpleExec_Cmdline (BootRec* b)
    Delivers the command line of the specified executable, or 0 if command line does not exist.

Word EFI_Systab (BootRec* b)
    Delivers the EFI system table, or 0 if system table not present.

Word EFI_Memmap (BootRec* b)
Word EFI_MemmapSize (BootRec* b)
Word EFI_MemdescSize (BootRec* b)
Word EFI_MemdescVersion (BootRec* b)
    Delivers location of the EFI memory map, size of memory map, size of memory map descriptor entries, and version of memory map descriptor entries. If EFI_MemmapSize () delivers 0, the other return values are undefined.

Word MBI_Address (BootRec* b)
    Delivers the physical location of the first byte in the multiboot header.
Appendix E

Development Remarks

These remarks illuminate the design process from version 2 to version 4.

E.1 Exception Handling

The current model decided upon for exception handling in L4 is to associate an exception handler thread with each thread in the system (see page 62). This model was chosen because it allowed us to handle exceptions generically without introducing any new concepts into the API. It also closely resembles the current page fault handling model.

Another model for exception handling is to use callbacks. Using this model an instruction pointer for a callback function and a pointer to an exception state save area is associated with each thread. Upon catching an exception the kernel stores the cause of the exception into the save area and transfers execution to the exception callback function.

It is evident that the callback model can be faster than the IPC model because the callback model may require only one control transfer into the kernel whereas the IPC model will require at least two. Nevertheless, the IPC model was chosen because it introduces no new mechanisms into the kernel, and we are currently not aware of any real life scenario where the extra performance gain you very much. There exists a challenge to prove these claims wrong. See http://l4hq.org/fun/ for the rules of the challenge.
Table of Procs, Types, and Constants

<table>
<thead>
<tr>
<th>Procedure/Type/Constant</th>
<th>Description</th>
<th>Used System Call</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>AbortIpc and stop</td>
<td>(ThreadId t) ThreadState</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>AbortIpc and stop</td>
<td>(ThreadId t, Word &amp; sp, ip, flags) ThreadState</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>AbortReceive and stop</td>
<td>(ThreadId t) ThreadState</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>AbortReceive and stop</td>
<td>(ThreadId t, Word &amp; sp, ip, flags) ThreadState</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>AbortSend and stop</td>
<td>(ThreadId t) ThreadState</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>AbortSend and stop</td>
<td>(ThreadId t, Word &amp; sp, ip, flags) ThreadState</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>Accept</td>
<td>(Acceptor a) void</td>
<td>--none--</td>
<td>54</td>
</tr>
<tr>
<td>Accepted</td>
<td>() Acceptor</td>
<td>--none--</td>
<td>54</td>
</tr>
<tr>
<td>Acceptor</td>
<td>data type</td>
<td>--n/a--</td>
<td>53</td>
</tr>
<tr>
<td>ActualSender</td>
<td>() ThreadId</td>
<td>--none--</td>
<td>17</td>
</tr>
<tr>
<td>ActualSender</td>
<td>() ThreadId</td>
<td>--none--</td>
<td>60</td>
</tr>
<tr>
<td>Address</td>
<td>(Fpage f) Word</td>
<td>--none--</td>
<td>37</td>
</tr>
<tr>
<td>anylocalthread</td>
<td>ThreadId const</td>
<td>--n/a--</td>
<td>15</td>
</tr>
<tr>
<td>anythread</td>
<td>ThreadId const</td>
<td>--n/a--</td>
<td>15</td>
</tr>
<tr>
<td>ApiFlags</td>
<td>() Word</td>
<td>--none--</td>
<td>8</td>
</tr>
<tr>
<td>ApiVersion</td>
<td>() Word</td>
<td>--none--</td>
<td>8</td>
</tr>
<tr>
<td>Append</td>
<td>(Msg &amp; msg, GrantItem g) void</td>
<td>--none--</td>
<td>49</td>
</tr>
<tr>
<td>Append</td>
<td>(Msg &amp; msg, MapItem m) void</td>
<td>--none--</td>
<td>49</td>
</tr>
<tr>
<td>Append</td>
<td>(Msg &amp; msg, Word w) void</td>
<td>--none--</td>
<td>49</td>
</tr>
<tr>
<td>ArchitectureSpecificMemoryType</td>
<td>Word const</td>
<td>--n/a--</td>
<td>9</td>
</tr>
<tr>
<td>AssociateInterrupt</td>
<td>(ThreadId InterruptThread, InterruptHandler) Word</td>
<td>--none--</td>
<td>27</td>
</tr>
<tr>
<td>AsyncIpc</td>
<td>(ThreadId to, Word &amp; mask) MsgTag</td>
<td>LIPC</td>
<td>59</td>
</tr>
<tr>
<td>AsynchItemsAcceptor</td>
<td>Acceptor const</td>
<td>--n/a--</td>
<td>53</td>
</tr>
<tr>
<td>BootInfo</td>
<td>(void* BootInfo) Word</td>
<td>--none--</td>
<td>125</td>
</tr>
<tr>
<td>BootInfo entries</td>
<td>(void* BootInfo) BootRec*</td>
<td>--none--</td>
<td>125</td>
</tr>
<tr>
<td>BootInfo FirstEntry</td>
<td>(void* BootInfo) BootRec*</td>
<td>--none--</td>
<td>125</td>
</tr>
<tr>
<td>BootInfo Module</td>
<td>Word const</td>
<td>--n/a--</td>
<td>127</td>
</tr>
<tr>
<td>BootInfo Multiboot</td>
<td>Word const</td>
<td>--n/a--</td>
<td>127</td>
</tr>
<tr>
<td>BootInfo SimpleExec</td>
<td>Word const</td>
<td>--n/a--</td>
<td>127</td>
</tr>
<tr>
<td>BootInfo Size</td>
<td>(void* BootInfo) Word</td>
<td>--none--</td>
<td>125</td>
</tr>
<tr>
<td>BootInfo Valid</td>
<td>(void* BootInfo) Bool</td>
<td>--none--</td>
<td>125</td>
</tr>
<tr>
<td>BootInfo</td>
<td>(void* KernelInterface) Word</td>
<td>--none--</td>
<td>9</td>
</tr>
<tr>
<td>BootLoaderSpecificMemoryType</td>
<td>Word const</td>
<td>--n/a--</td>
<td>9</td>
</tr>
<tr>
<td>BootRec</td>
<td>data type</td>
<td>--n/a--</td>
<td>125</td>
</tr>
<tr>
<td>Call</td>
<td>(ThreadId to) MsgTag</td>
<td>IPC</td>
<td>59</td>
</tr>
<tr>
<td>Clear</td>
<td>(Msg &amp; msg) void</td>
<td>--none--</td>
<td>49</td>
</tr>
<tr>
<td>Clear_ReceiveBlock</td>
<td>(MsgTag &amp; t) void</td>
<td>--none--</td>
<td>60</td>
</tr>
<tr>
<td>Clear_SendBlock</td>
<td>(MsgTag &amp; t) void</td>
<td>--none--</td>
<td>60</td>
</tr>
<tr>
<td>Clear_CopFlag</td>
<td>(Word n) void</td>
<td>--none--</td>
<td>17</td>
</tr>
<tr>
<td>CompleteAddressSpace</td>
<td>Fpage const</td>
<td>--n/a--</td>
<td>63</td>
</tr>
<tr>
<td>ConventionalMemoryType</td>
<td>Word const</td>
<td>--n/a--</td>
<td>37</td>
</tr>
<tr>
<td>Copy_regs</td>
<td>(ThreadId src, ThreadId dest) void</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>Copy_regs</td>
<td>(ThreadId src, ThreadId dest, Word sp, ip) void</td>
<td>EXCHANGEREGISTERS</td>
<td>22</td>
</tr>
<tr>
<td>DeassociateInterrupt</td>
<td>(ThreadId InterruptThread) Word</td>
<td>--none--</td>
<td>27</td>
</tr>
<tr>
<td>DedicatedMemoryType</td>
<td>Word const</td>
<td>--n/a--</td>
<td>9</td>
</tr>
<tr>
<td>DefaultMemory</td>
<td>Word const</td>
<td>--n/a--</td>
<td>67</td>
</tr>
<tr>
<td>Function/Variable</td>
<td>Description</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------------------------------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>DefaultMemory</td>
<td>Word const</td>
<td>90</td>
<td></td>
</tr>
<tr>
<td>DisablePreemptionCallback</td>
<td>() Bool</td>
<td>34</td>
<td></td>
</tr>
<tr>
<td>EFI_MemdescSize</td>
<td>(BootRec* b) Word</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>EFI_MemdescVersion</td>
<td>(BootRec* b) Word</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>EFI_Memmap</td>
<td>(BootRec* b) Word</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>EFI_MemmapSize</td>
<td>(BootRec* b) Word</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>EFI_Systab</td>
<td>(BootRec* b) Word</td>
<td>34</td>
<td></td>
</tr>
<tr>
<td>EnablePreemptionCallback</td>
<td>() Bool</td>
<td>33</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidParam</td>
<td>Word const</td>
<td>67</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidParam</td>
<td>Word const</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidRedirctor</td>
<td>Word const</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidScheduler</td>
<td>Word const</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidSpace</td>
<td>Word const</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidSpace</td>
<td>Word const</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidThread</td>
<td>Word const</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidThread</td>
<td>Word const</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrInvalidThread</td>
<td>Word const</td>
<td>33</td>
<td></td>
</tr>
<tr>
<td>ErrKipArea</td>
<td>Word const</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>ErrNoMem</td>
<td>Word const</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrNoPrivilege</td>
<td>Word const</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrNoPrivilege</td>
<td>Word const</td>
<td>33</td>
<td></td>
</tr>
<tr>
<td>ErrNoPrivilege</td>
<td>Word const</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>ErrNoPrivilege</td>
<td>Word const</td>
<td>65</td>
<td></td>
</tr>
<tr>
<td>ErrNoPrivilege</td>
<td>Word const</td>
<td>67</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>17</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>33</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>65</td>
<td></td>
</tr>
<tr>
<td>ErrorCode</td>
<td>() Word</td>
<td>67</td>
<td></td>
</tr>
<tr>
<td>ErrUtcbaArea</td>
<td>Word const</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>ErrUtcbaArea</td>
<td>Word const</td>
<td>43</td>
<td></td>
</tr>
<tr>
<td>ExceptionHandler</td>
<td>() ThreadId</td>
<td>17</td>
<td></td>
</tr>
<tr>
<td>ExceptionHandler</td>
<td>() ThreadId</td>
<td>62</td>
<td></td>
</tr>
<tr>
<td>ExchangeRegisters</td>
<td>(ThreadId dest, Word control, sp, ip, flags, UserDefinedHandle, ThreadId pager, Word&amp; old_control, old_sp, old_ip, old_flags, old_UserDefinedHandle, ThreadId&amp; old_pager) ThreadId</td>
<td>21</td>
<td></td>
</tr>
<tr>
<td>eXecutable</td>
<td>Word const</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>ExternalFreq</td>
<td>(ProcDesc&amp; p) Word</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>Feature</td>
<td>(void* KernelInterface, Word num) char*</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>Flux</td>
<td>(Fpage f) Fpage</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>Flux</td>
<td>(Word n, Fpage&amp; [n] fpages) void</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>Fpage data type</td>
<td>–n/a--</td>
<td>36</td>
<td></td>
</tr>
<tr>
<td>– (Fpage f, Word AccessRights) Fpage</td>
<td>–n/a--</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>+ (Fpage f, Word AccessRights) Fpage</td>
<td>–n/a--</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>FpageLog2</td>
<td>(Word BaseAddress, int Log2FpageSize &lt; 64) Fpage</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>Fpage</td>
<td>(Word BaseAddress, int FpageSize ≥ 1K) Fpage</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>FullyAccessible</td>
<td>Word const</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>Get</td>
<td>(Msg&amp; msg, Word t, GrantItem&amp; g) Word</td>
<td>49</td>
<td></td>
</tr>
<tr>
<td>Get</td>
<td>(Msg&amp; msg, Word t, MapItem&amp; m) Word</td>
<td>49</td>
<td></td>
</tr>
<tr>
<td>Get</td>
<td>(Msg&amp; msg, Word t, {MapItem, GrantItem, }&amp; Items) void</td>
<td>48</td>
<td></td>
</tr>
<tr>
<td>Get</td>
<td>(Msg&amp; msg, Word u) Word</td>
<td>49</td>
<td></td>
</tr>
<tr>
<td>Get</td>
<td>(Msg&amp; msg, Word u, Word&amp; w) void</td>
<td>49</td>
<td></td>
</tr>
<tr>
<td>GetNotifyBits</td>
<td>() Word</td>
<td>54</td>
<td></td>
</tr>
<tr>
<td>GetNotifyMask</td>
<td>() Word</td>
<td>54</td>
<td></td>
</tr>
<tr>
<td>GetStatus</td>
<td>(Fpage f) Fpage</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>GlobalId</td>
<td>(ThreadId t) ThreadId</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>GlobalId</td>
<td>(ThreadId t) ThreadId</td>
<td>21</td>
<td></td>
</tr>
<tr>
<td>GlobalId</td>
<td>(Word threadno, version) ThreadId</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>GrantItem data type</td>
<td>–n/a--</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>GrantItem</td>
<td>(Fpage f, Word SndBase) GrantItem</td>
<td>52</td>
<td></td>
</tr>
</tbody>
</table>
TABLE OF PROCS, TYPES, AND CONSTANTS

<table>
<thead>
<tr>
<th>Proc/Method/Function</th>
<th>Return Type</th>
<th>Arguments</th>
</tr>
</thead>
<tbody>
<tr>
<td>GrantItem (GrantItem g) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>High (MemoryDesc&amp; m) Word</td>
<td>Word</td>
<td>-none-</td>
</tr>
<tr>
<td>IntendedReceiver () ThreadId</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IntendedReceiver () ThreadId</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>InternalFreq (ProcDesc&amp; p) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IoFpageLog2 (Word BaseAddress, int Log2FpageSize &lt; 64) Fpage</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IoFpage (Word BaseAddress, int FpageSize) Fpage</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IpcFailed (MsgTag t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IpcPropagated (MsgTag t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IpcRedirected (MsgTag t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IpcSucceeded (MsgTag t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Ipc (ThreadId to, FromSpecifier, ThreadId&amp; from) MsgTag</td>
<td>None</td>
<td>IPC</td>
</tr>
<tr>
<td>IpcXcpu (MsgTag t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IsGlobalId (ThreadId t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IsLocalId (ThreadId t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IsNilFpage (Fpage f) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IsNilThread (ThreadId t) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>IsVirtual (MemoryDesc&amp; m) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>KernelGenDate (void* KernelInterface, Word&amp; year, month, day) void</td>
<td>None</td>
<td>KERNELINTERFACE</td>
</tr>
<tr>
<td>KernelInterface () void*</td>
<td>None</td>
<td>KernelInterface</td>
</tr>
<tr>
<td>KernelInterface (Word&amp; ApiVersion, ApiFlags, KernelId) void *</td>
<td>None</td>
<td>KERNELINTERFACE</td>
</tr>
<tr>
<td>KernelSupplier (void* KernelInterface) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>KernelVersionString (void* KernelInterface) char*</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>KernelVersion (void* KernelInterface) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>KipAreaSizeLog2 (void* KernelInterface) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Label (Msg&amp; msg) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Label (Msg Tag t) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>LargeSpace Word const</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Leal (ThreadId to) MsgTag</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Lipc (ThreadId to, FromSpecifier, ThreadId&amp; from) MsgTag</td>
<td>None</td>
<td>LIPC</td>
</tr>
<tr>
<td>LoadMR (int i, Word w) void</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>LoadMR (int i, Word w) void</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>LoadMRS (int i, k, Word&amp; [k] w) void</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>LoadMRS (int i, k, Word&amp; [k] w) void</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Load (Msg&amp; msg) void</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Load (Msg&amp; msg) void</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Localld (ThreadId t) ThreadId</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Localld (ThreadId t) ThreadId</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Localld (ThreadId t) ThreadId</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Low (MemoryDesc&amp; m) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>LreplyWait (ThreadId to, ThreadId&amp; from) MsgTag</td>
<td>None</td>
<td>LIPC</td>
</tr>
<tr>
<td>MapGrantItems (Acceptor a) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>MapGrantItems (Fpage RcvWindow) Acceptor</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>MapItem data type</td>
<td>None</td>
<td>n/a</td>
</tr>
<tr>
<td>MapItem (Fpage f, Word SndBase) MapItem</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>MapItem (MapItem m) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>MBL_Address (BootRec* b) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>MemoryControl (Word control, Word&amp; attributes[4]) Word</td>
<td>None</td>
<td>MEMORYCONTROL</td>
</tr>
<tr>
<td>MemoryDesc data type</td>
<td>None</td>
<td>n/a</td>
</tr>
<tr>
<td>MemoryDesc (void* KernelInterface, Word num) MemoryDesc*</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Module_Cmdline (BootRec* b) char*</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Module_Size (BootRec* b) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Module_Start (BootRec* b) Word</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Msg data type</td>
<td>None</td>
<td>n/a</td>
</tr>
<tr>
<td>MsgTag data type</td>
<td>None</td>
<td>n/a</td>
</tr>
<tr>
<td>== (MsgTag l, r) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>MsgTag (Msg&amp; msg) MsgTag</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>MsgTag () MsgTag</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>+ (MsgTag l, Word label) MsgTag</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>− = (Acceptor l, r) Acceptor</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>+ = (Acceptor l, r) Acceptor</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>− = (Fpage f, Word AccessRights) Fpage</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>+ = (Fpage f, Word AccessRights) Fpage</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>!= (MsgTag l, r) Bool</td>
<td>None</td>
<td>-none-</td>
</tr>
<tr>
<td>Function/Variable</td>
<td>Type</td>
<td>Page</td>
</tr>
<tr>
<td>------------------------------------------------------</td>
<td>----------</td>
<td>------</td>
</tr>
<tr>
<td>+= (MsgTag t, Word label) MsgTag</td>
<td>–none–</td>
<td>48</td>
</tr>
<tr>
<td>!= (ThreadId l, r) Bool</td>
<td>–none–</td>
<td>15</td>
</tr>
<tr>
<td>MyGlobalId () ThreadId</td>
<td>–none–</td>
<td>15</td>
</tr>
<tr>
<td>MyGlobalId () ThreadId</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>MyLocalId () ThreadId</td>
<td>–none–</td>
<td>15</td>
</tr>
<tr>
<td>MyLocalId () ThreadId</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>Myself () ThreadId</td>
<td>–none–</td>
<td>15</td>
</tr>
<tr>
<td>Myself () ThreadId</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>Next (BootRec* BootRec) BootRec*</td>
<td>–none–</td>
<td>125</td>
</tr>
<tr>
<td>Nilpage Fpage const</td>
<td>–n/a–</td>
<td>37</td>
</tr>
<tr>
<td>Niltag MsgTag const</td>
<td>–n/a–</td>
<td>15</td>
</tr>
<tr>
<td>nilthread ThreadId const</td>
<td>–n/a–</td>
<td>17</td>
</tr>
<tr>
<td>NoAccess Word const</td>
<td>–n/a–</td>
<td>37</td>
</tr>
<tr>
<td>NotifyBits () Word</td>
<td>–none–</td>
<td>18</td>
</tr>
<tr>
<td>NotifyMask () Word</td>
<td>–none–</td>
<td>18</td>
</tr>
<tr>
<td>NumMemoryDescriptors (void* KernelInterface) Word</td>
<td>–none–</td>
<td>8</td>
</tr>
<tr>
<td>NumProcessors (void* KernelInterface) Word</td>
<td>–none–</td>
<td>8</td>
</tr>
<tr>
<td>Pager () ThreadId</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>Pager (ThreadId t) ThreadId</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>PreemptedIP () Word</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>PreemptedIP () Word</td>
<td>–none–</td>
<td>34</td>
</tr>
<tr>
<td>ProcDesc data type</td>
<td>–n/a–</td>
<td>8</td>
</tr>
<tr>
<td>ProcessorControl (Word ProcessorNo, InternalFrequency, ExternalFrequency, voltage) Word</td>
<td>–none–</td>
<td>65</td>
</tr>
<tr>
<td>ProcessorNo () int</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>Put (Msg&amp; msg, Word l, int u, Word&amp; [u] ut, int t, {MapItem, GrantItem}&amp; Items) void</td>
<td>–none–</td>
<td>48</td>
</tr>
<tr>
<td>Put (Msg&amp; msg, Word t, GrantItem g) void</td>
<td>–none–</td>
<td>49</td>
</tr>
<tr>
<td>Put (Msg&amp; msg, Word t, MapItem m) void</td>
<td>–none–</td>
<td>49</td>
</tr>
<tr>
<td>Put (Msg&amp; msg, Word u, Word w) void</td>
<td>–none–</td>
<td>49</td>
</tr>
<tr>
<td>RcvWindow (Acceptor a) Fpage</td>
<td>–none–</td>
<td>36</td>
</tr>
<tr>
<td>Readable Word const</td>
<td>–n/a–</td>
<td>37</td>
</tr>
<tr>
<td>ReadExecOnly Word const</td>
<td>–n/a–</td>
<td>37</td>
</tr>
<tr>
<td>Receive (ThreadId from) MsgTag</td>
<td>IPC</td>
<td>59</td>
</tr>
<tr>
<td>Reply (ThreadId to) MsgTag</td>
<td>IPC</td>
<td>59</td>
</tr>
<tr>
<td>ReplyWait (ThreadId to, ThreadId&amp; from) MsgTag</td>
<td>IPC</td>
<td>59</td>
</tr>
<tr>
<td>ReservedMemoryType Word const</td>
<td>–n/a–</td>
<td>9</td>
</tr>
<tr>
<td>Rights (Fpage f) Word</td>
<td>–none–</td>
<td>37</td>
</tr>
<tr>
<td>SameThreads (ThreadId l, r) Bool</td>
<td>–none–</td>
<td>15</td>
</tr>
<tr>
<td>SchedulePrecision (void* KernelInterface) Word</td>
<td>–none–</td>
<td>9</td>
</tr>
<tr>
<td>Schedule (ThreadId dest, ProcessorControl, prio, PreemptionControl) Word</td>
<td>–none–</td>
<td>33</td>
</tr>
<tr>
<td>Send (ThreadId to) MsgTag</td>
<td>IPC</td>
<td>59</td>
</tr>
<tr>
<td>Set_Asynch (MsgTag&amp; t) void</td>
<td>–none–</td>
<td>60</td>
</tr>
<tr>
<td>Set_CopFlag (Word n) void</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>Set_CopFlag (Word n) void</td>
<td>–none–</td>
<td>63</td>
</tr>
<tr>
<td>Set_ExceptionHandler (ThreadId NewHandler) void</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>Set_ExceptionHandler (ThreadId new) void</td>
<td>–none–</td>
<td>62</td>
</tr>
<tr>
<td>Set_Label (Msg&amp; msg, Word label) void</td>
<td>–none–</td>
<td>48</td>
</tr>
<tr>
<td>Set_MsgTag (Msg&amp; msg, MsgTag t) void</td>
<td>–none–</td>
<td>48</td>
</tr>
<tr>
<td>Set_MsgTag (MsgTag t) void</td>
<td>–none–</td>
<td>48</td>
</tr>
<tr>
<td>Set_NotifyBits (Word bits) void</td>
<td>–none–</td>
<td>18</td>
</tr>
<tr>
<td>Set_NotifyBits (Word bits) void</td>
<td>–none–</td>
<td>54</td>
</tr>
<tr>
<td>Set_NotifyMask (Word mask) void</td>
<td>–none–</td>
<td>18</td>
</tr>
<tr>
<td>Set_NotifyMask (Word mask) void</td>
<td>–none–</td>
<td>54</td>
</tr>
<tr>
<td>Set_Pager (ThreadId NewPager) void</td>
<td>–none–</td>
<td>17</td>
</tr>
<tr>
<td>Set_Pager (ThreadId t, p) void</td>
<td>–none–</td>
<td>22</td>
</tr>
<tr>
<td>Set_PreemptCallbackIP (Word ip) void</td>
<td>–none–</td>
<td>18</td>
</tr>
<tr>
<td>Set_PreemptCallbackIP (Word ip) void</td>
<td>–none–</td>
<td>34</td>
</tr>
</tbody>
</table>
TABLE OF PROCS, TYPES, AND CONSTANTS

<table>
<thead>
<tr>
<th>Proc Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set_Priority</td>
<td>(ThreadId dest, Word prio) Word</td>
<td>-none- 33</td>
</tr>
<tr>
<td>Set_ProcessorNo</td>
<td>(ThreadId dest, Word ProcessorNo) Word</td>
<td>-none- 33</td>
</tr>
<tr>
<td>Set_Propagation</td>
<td>(MsgTag&amp; t) void</td>
<td>-none- 60</td>
</tr>
<tr>
<td>Set_ReceiveBlock</td>
<td>(MsgTag&amp; t) void</td>
<td>-none- 60</td>
</tr>
<tr>
<td>Set_ReceiveRedirector</td>
<td>(ThreadId Thread, ThreadId Redirector) void</td>
<td>-none- 27</td>
</tr>
<tr>
<td>Set_Rights</td>
<td>(Fpage&amp; f, Word AccessRights) void</td>
<td>-none- 37</td>
</tr>
<tr>
<td>Set_SendBlock</td>
<td>(MsgTag&amp; t) void</td>
<td>-none- 60</td>
</tr>
<tr>
<td>Set_SendRedirector</td>
<td>(ThreadId Thread, ThreadId Redirector) void</td>
<td>-none- 27</td>
</tr>
<tr>
<td>Set_Timeslice</td>
<td>(ThreadId dest, Word ts, Word tq) Word</td>
<td>-none- 33</td>
</tr>
<tr>
<td>Set_UserDefinedHandle</td>
<td>(ThreadId t, Word handle) void</td>
<td>EXCHANGEREGISTERS 22</td>
</tr>
<tr>
<td>Set_UserDefinedHandle</td>
<td>(Word NewValue) void</td>
<td>-none- 17</td>
</tr>
<tr>
<td>Set_VirtualSender</td>
<td>(ThreadId t) void</td>
<td>-none- 17</td>
</tr>
<tr>
<td>Set_VirtualSender</td>
<td>(ThreadId t) void</td>
<td>-none- 60</td>
</tr>
<tr>
<td>SharedMemoryType</td>
<td>Word const</td>
<td>-n/a- 9</td>
</tr>
<tr>
<td>SimpleExec_BssPstart</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>SimpleExec_BssSize</td>
<td>(BootRec* b) Word</td>
<td>-none- 128</td>
</tr>
<tr>
<td>SimpleExec_BssVstart</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>SimpleExec_Cmdline</td>
<td>(BootRec* b) char*</td>
<td>-none- 128</td>
</tr>
<tr>
<td>SimpleExec_DataPstart</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>SimpleExec_DataSize</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>SimpleExec_DataVstart</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>SimpleExec_Flag</td>
<td>(BootRec* b) Word</td>
<td>-none- 128</td>
</tr>
<tr>
<td>SimpleExec_InitILP</td>
<td>(BootRec* b) Word</td>
<td>-none- 128</td>
</tr>
<tr>
<td>SimpleExec_Label</td>
<td>(BootRec* b) Word</td>
<td>-none- 128</td>
</tr>
<tr>
<td>SimpleExec_SetFlags</td>
<td>(BootRec* b, Word w) void</td>
<td>-none- 128</td>
</tr>
<tr>
<td>SimpleExec_SetLabel</td>
<td>(BootRec* b, Word w) void</td>
<td>-none- 128</td>
</tr>
<tr>
<td>SimpleExec_TextPstart</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>SimpleExec_TextSize</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>SimpleExec_TextVstart</td>
<td>(BootRec* b) Word</td>
<td>-none- 127</td>
</tr>
<tr>
<td>Size</td>
<td>(Fpage f) Word</td>
<td>-none- 37</td>
</tr>
<tr>
<td>SizeLog2</td>
<td>(Fpage f) Word</td>
<td>-none- 37</td>
</tr>
<tr>
<td>SmallSpace</td>
<td>(Word location, size) Word</td>
<td>-none- 89</td>
</tr>
<tr>
<td>SnbBase</td>
<td>(GranItem g) Word</td>
<td>-none- 52</td>
</tr>
<tr>
<td>SnbBase</td>
<td>(MapItem m) Word</td>
<td>-none- 51</td>
</tr>
<tr>
<td>SnbPage</td>
<td>(GranItem g) Fpage</td>
<td>-none- 52</td>
</tr>
<tr>
<td>SnbPage</td>
<td>(MapItem m) Fpage</td>
<td>-none- 51</td>
</tr>
<tr>
<td>SpaceControl</td>
<td>(ThreadId SpaceSpecifier, Word control, Fpage KernelInterfaceFacePageArea, UtchArea, Word&amp; old_Control) Word</td>
<td>SPACECONTROL 43</td>
</tr>
<tr>
<td>Start</td>
<td>(ThreadId t) void</td>
<td>EXCHANGEREGISTERS 22</td>
</tr>
<tr>
<td>Start</td>
<td>(ThreadId t, Word sp, ip, flags) void</td>
<td>EXCHANGEREGISTERS 22</td>
</tr>
<tr>
<td>Start</td>
<td>(ThreadId t, Word sp, ip) void</td>
<td>EXCHANGEREGISTERS 22</td>
</tr>
<tr>
<td>Stop</td>
<td>(ThreadId t) ThreadState</td>
<td>EXCHANGEREGISTERS 22</td>
</tr>
<tr>
<td>Stop</td>
<td>(ThreadId t, Word&amp; sp, ip, flags) ThreadState</td>
<td>EXCHANGEREGISTERS 22</td>
</tr>
<tr>
<td>StoreMR</td>
<td>(int i, Word&amp; w) void</td>
<td>-none- 11</td>
</tr>
<tr>
<td>StoreMR</td>
<td>(int i, Word&amp; w) void</td>
<td>-none- 49</td>
</tr>
<tr>
<td>StoreMRs</td>
<td>(int i, k, Word&amp; [k] w) void</td>
<td>-none- 11</td>
</tr>
<tr>
<td>StoreMRs</td>
<td>(int i, k, Word&amp; [k] w) void</td>
<td>-none- 49</td>
</tr>
<tr>
<td>Store</td>
<td>(MsgTag t, Msg&amp; msg) void</td>
<td>-none- 48</td>
</tr>
<tr>
<td>ThreadControl</td>
<td>(ThreadId dest, SpaceSpecifier, Scheduler, Pager, SendRedirector, ReceiveRedirector, void* UtchLocation) Word</td>
<td>THREADCONTROL 26</td>
</tr>
<tr>
<td>ThreadIdBits</td>
<td>(void* KernelInterface) Word</td>
<td>-none- 8</td>
</tr>
<tr>
<td>ThreadId</td>
<td>data type</td>
<td>-n/a- 15</td>
</tr>
<tr>
<td>ThreadId</td>
<td>data type</td>
<td>-n/a- 15</td>
</tr>
<tr>
<td>ThreadIdSystemBase</td>
<td>(void* KernelInterface) Word</td>
<td>-none- 8</td>
</tr>
<tr>
<td>ThreadIdUserBase</td>
<td>(void* KernelInterface) Word</td>
<td>-none- 8</td>
</tr>
<tr>
<td>ThreadNo</td>
<td>(ThreadId t) Word</td>
<td>-none- 15</td>
</tr>
<tr>
<td>ThreadState</td>
<td>data type</td>
<td>-n/a- 22</td>
</tr>
<tr>
<td>ThreadSwitch</td>
<td>(ThreadId dest) void</td>
<td>THREADSWITCH 30</td>
</tr>
<tr>
<td>ThreadWasHalted</td>
<td>(ThreadId State) Bool</td>
<td>-none- 22</td>
</tr>
<tr>
<td>ThreadWasIping</td>
<td>(ThreadId State) Bool</td>
<td>-none- 22</td>
</tr>
<tr>
<td>ThreadWasReceiving</td>
<td>(ThreadId State) Bool</td>
<td>-none- 22</td>
</tr>
<tr>
<td>ThreadWasSending</td>
<td>(ThreadId State) Bool</td>
<td>-none- 22</td>
</tr>
<tr>
<td>Timeslice</td>
<td>(ThreadId dest, Word &amp; ts, Word &amp; tq) Word</td>
<td>-none- 33</td>
</tr>
<tr>
<td>Type (BootRec* BootRec) Word</td>
<td>—none—</td>
<td>125</td>
</tr>
<tr>
<td>TypedListWord (MsgTag t) Word</td>
<td>—none—</td>
<td>48</td>
</tr>
<tr>
<td>Type (MemoryDesc&amp; m) Word</td>
<td>—none—</td>
<td>9</td>
</tr>
<tr>
<td>UncacheableMemory Word const</td>
<td>—n/a—</td>
<td>90</td>
</tr>
<tr>
<td>UndefinedMemoryType Word const</td>
<td>—n/a—</td>
<td>9</td>
</tr>
<tr>
<td>Unmap (Fpage f) Fpage</td>
<td>UNMAP 39</td>
<td></td>
</tr>
<tr>
<td>Unmap (Word control) void</td>
<td>UNMAP 39</td>
<td></td>
</tr>
<tr>
<td>Unmap (Word n, Fpage&amp; [n] fpages) void</td>
<td>UNMAP 39</td>
<td></td>
</tr>
<tr>
<td>UntypedWordsAcceptor Acceptor const</td>
<td>—n/a—</td>
<td>53</td>
</tr>
<tr>
<td>UserDefinedHandle (ThreadId t) Word</td>
<td>EXCHANGEREGISTERS 21</td>
<td></td>
</tr>
<tr>
<td>UserDefinedHandle () Word</td>
<td>—none—</td>
<td>17</td>
</tr>
<tr>
<td>UtcbAlignmentLog2 (void* KernelInterface) Word</td>
<td>—none—</td>
<td>9</td>
</tr>
<tr>
<td>UtcbAreaSizeLog2 (void* KernelInterface) Word</td>
<td>—none—</td>
<td>9</td>
</tr>
<tr>
<td>UtcbSize (void* KernelInterface) Word</td>
<td>—none—</td>
<td>9</td>
</tr>
<tr>
<td>Version (ThreadId t) Word</td>
<td>—none—</td>
<td>15</td>
</tr>
<tr>
<td>VirtualRegisters (void) int</td>
<td>—none—</td>
<td>9</td>
</tr>
<tr>
<td>WaitAsynch (Word&amp; mask, ThreadId&amp; from) MsgTag</td>
<td>LIPC 59</td>
<td></td>
</tr>
<tr>
<td>Wait (ThreadId&amp; from) MsgTag</td>
<td>IPC 59</td>
<td></td>
</tr>
<tr>
<td>WasExecuted (Fpage f) Bool</td>
<td>—none—</td>
<td>40</td>
</tr>
<tr>
<td>WasReferenced (Fpage f) Bool</td>
<td>—none—</td>
<td>40</td>
</tr>
<tr>
<td>WasWritten (Fpage f) Bool</td>
<td>—none—</td>
<td>40</td>
</tr>
<tr>
<td>Writable Word const</td>
<td>—n/a—</td>
<td>36</td>
</tr>
<tr>
<td>WriteBackMemory Word const</td>
<td>—n/a—</td>
<td>90</td>
</tr>
<tr>
<td>WriteCombiningMemory Word const</td>
<td>—n/a—</td>
<td>90</td>
</tr>
<tr>
<td>WriteProtectedMemory Word const</td>
<td>—n/a—</td>
<td>90</td>
</tr>
<tr>
<td>WriteThroughMemory Word const</td>
<td>—n/a—</td>
<td>90</td>
</tr>
<tr>
<td>Yield () void</td>
<td>THREADSWITCH 30</td>
<td></td>
</tr>
</tbody>
</table>
Index

!=, 15
+, 37, 48, 53
+=, 37, 48, 53
−, 37, 53
− (ignored), vii
− =, 37, 53
≡ (unchanged), vii
==, 15, 47
∼ (undefined), vii

σ₀, see sigma0

AbortIpc_and_stop, 22
AbortReceive_and_stop, 22
AbortSend_and_stop, 22
Accept, 54
Accepted, 54
acceptor, 53
ActualSender, 17, 60
Address, 37
address space
creation/deletion, 41
initial, 75
anylocalthread, 15
anythread, 15
ApiFlags, 8
ApiVersion, 8
Append, 49
ArchitectureSpecificMemoryType, 9
AssociateInterrupt, 27
AsynchIpc, 59
AsynchItemsAcceptor, 53

BootInfo, 9
BootInfo_EFITables, 127
BootInfo_Entries, 125
BootInfo_FirstEntry, 125
BootInfo_Module, 127
BootInfo_Multiboot, 127
BootInfo_SimpleExec, 127
BootInfo_Size, 125
BootInfo_Valid, 125
booting, 78–80
arm, 122
ia32, 93
mips64, 107
BootLoaderSpecificMemoryType, 9

cacheability, 90, 103, 116
Call, 59
Clear, 49
Clear_ReceiveBlock, 60
Clear_SendBlock, 60
Clr_CopFlag, 17, 63
CompleteAddressSpace, 37

ConventionalMemoryType, 9
coprocessors, 63
Copy_regs, 22

DeassociateInterrupt, 27
debug registers, 92
dedicatedMemoryType, 9
defaultMemory, 67, 90
DisablePreemptionCallback, 34

EfiMendexSize, 128
EfiMendexVersion, 128
EfiMemmap, 128
EfiMemmapSize, 128
EfiSystab, 128
EnablePreemptionCallback, 34

endian, 3
ErrInvalidParam, 33, 67
ErrInvalidRedirector, 27
ErrInvalidScheduler, 27
ErrInvalidSpace, 27, 43
ErrInvalidThread, 23, 27, 33
ErrKipArea, 43
ErrNoMem, 27
ErrNoPrivilege, 27, 33, 43, 65, 67
ErrorCode, 17, 22, 27, 33, 43, 60, 65, 67
ErrUtecbArea, 27, 43

exception handling, 62
message
arm, 119
ia32, 91
mips64, 104
protocol, 74

ExceptionHandler, 17, 62
ExchangeRegisters, 21
eXecutable, 37

ExternalFreq, 9

Feature, 9
Flush, 40
Fpage, 37
fpage, 36–37
mapping, 55
receiving, 53
unmapping, 36, 38–40

FpageLog2, 37

FullyAccessible, 37

generic binary interface, vi
generic bootinfo, 123–128
data structure, 123–124
generic record, 124–125
generic programming interface, vi
Get, 48, 49
Get_NotifyBits, 54
ReplyWait, 59
ReservedMemoryType, 9
Rights, 37
SameThreads, 15
Schedule, 33
SchedulePrecision, 9
segments, 92
Send, 59
send base, 50
Set Async, 60
Set CopFlag, 17, 63
Set ExceptionHandler, 17, 62
Set Label, 48
Set MsgTag, 48
Set NotifyBits, 18, 54
Set NotifyMask, 18, 54
Set PageAttribute, 67
Set Pager, 17, 22
Set PagesAttributes, 67
Set PreemptCallbackIP, 18, 34
Set Priority, 33
Set ProcessorNo, 33
Set Propagation, 60
Set ReceiveBlock, 60
Set ReceiveRedirector, 27
Set Rights, 37
Set SendBlock, 60
Set SendRedirector, 27
Set Timeslice, 33
Set UserDefinedHandle, 17, 22
SharedMemoryType, 9
sigma0, 75
protocol, 75–77
SimpleExec BssPstart, 127
SimpleExec BssSize, 128
SimpleExec Bsvstart, 127
SimpleExec Cmdline, 128
SimpleExec DataPstart, 127
SimpleExec DataSize, 127
SimpleExec DataVstart, 127
SimpleExec Flags, 128
SimpleExec InitialIP, 128
SimpleExec Label, 128
SimpleExec Set Flags, 128
SimpleExec Set Label, 128
SimpleExec TextPstart, 127
SimpleExec TextSize, 127
SimpleExec TextVstart, 127
Size, 37
SizeLog2, 37
small spaces, 89
SmallSpace, 89
SndBase, 51, 52
SndFpage, 51, 52
SpaceControl, 43
Start, 22
Stop, 22
Store, 48
StoreMR, 11, 49
StoreMRs, 11, 49
system thread, 14
system-call links, 5
arm, 112
ia32, 84
mips64, 98–102
SystemBase, 4
TCR, see thread control registers
thread creation, 24
halting, 19
ID, 14
id, 15, see thread ID
migration, 31
priority, 31
privileged, vii
startup protocol, 70
state, 22, 32
version, 14, 24
thread control registers, 16–18
arm, 110
ia32, 82
mips64, 96
thread ID, 14–15
retrieving, 17, 21
ThreadControl, 26
ThreadIdBits, 8
ThreadIdSystemBase, 8
ThreadIdUserBase, 8
ThreadNo, 15
ThreadSwitch, 30
ThreadWasHalted, 22
ThreadWasIpcing, 22
ThreadWasReceiving, 22
ThreadWasSending, 22
thumb-mode
arm, 121
time quantum, 32
Timeslice, 33
timeslice, 31
donation, 30
Type, 9, 125
TypedWords, 48
UncacheableMemory, 90
UndefinedMemoryType, 9
Unmap, 39
UntypedWords, 48
UntypedWordsAcceptor, 53
upward compatibility, vii
UserBase, 4
UserDefinedHandle, 17, 20
UserDefinedHandle, 17, 21
using the API, viii
UTCB
location, 41
size, 4, 25, 42
UtcbAlignmentLog2, 9
UtcbAreaSizeLog2, 9
UtcbSize, 9
Version, 15
virtual registers, 11
VirtualRegisters, 9
Wait, 59
WaitAsync, 59
WaseXecuted, 40
WasReferenced, 40
WasWritten, 40
Word, vii
Word16, vii
Word32, vii
Word64, vii
Writable, 36
WriteBackMemory, 90
WriteCombiningMemory, 90
WriteProtectedMemory, 90
WriteThroughMemory, 90
WRMSR, 92

Yield, 30