Lava Nucleus (LN) Reference Manual

486
Pentium®
Pentium® Pro

Version 2.2

Jochen Liedtke
IBM T. J. Watson Research Center
jochen@watson.ibm.com

March 8, 1998
Under Construction
How To Read This Manual

This reference manual consists of two parts, (1) a processor-independent description of the principles and mechanisms of LN and (2) a more detailed processor-specific description. Part 2 refers to the Intel processors 486, Pentium®¹ and Pentium® Pro.

Credits

Helpful contributions for improving this reference manual and the LN interface came from many persons, in particular from Bryan Ford, Hermann Härtig, Michael Hohmuth, Sebastian Schönberg and Jean Wolter.

¹Pentium® is a registered trademark of Intel Corp.
## Contents

1 LN in General .......................................................... 7  
  1.1 Address Spaces ................................................... 7  
  1.2 Threads and IPC .................................................. 9  
  1.3 Clans & Chiefs ................................................... 10  
  1.4 Data Types ........................................................ 12  
      1.4.1 Unique Ids .................................................. 12  
      1.4.2 User-Level Operations on Uids ............................. 12  
      1.4.3 Fpages ..................................................... 12  
      1.4.4 Messages ................................................... 12  
  1.5 LN Calls ............................................................ 14  

2 LN/x86 ........................................................................ 17  
  2.1 Notational conventions ............................................. 17  
  2.2 Data Types ........................................................... 18  
      2.2.1 Unique Ids .................................................... 18  
      2.2.2 Fpages ......................................................... 18  
      2.2.3 IO-Ports ....................................................... 18  
      2.2.4 Messages ....................................................... 19  
      2.2.5 Timeouts ....................................................... 19  
  2.3 LN Calls ............................................................... 21  
      ipc ................................................................. 22  
      idnearest ......................................................... 29  
      fpage_unmap ....................................................... 30  
      thread_switch ..................................................... 31  
      thread_schedule .................................................. 32  
      lthread_exregs ..................................................... 34  
      task_new .......................................................... 36  
  2.4 Processor Mirroring .................................................. 38  
      2.4.1 Segments ....................................................... 38  
      2.4.2 Exception Handling .......................................... 38  
      2.4.3 Debug Registers ............................................. 38  
  2.5 The Kernel-Info Page ............................................... 39  
  2.6 Page-Fault and Preemption RPC ................................... 40  
  2.7 σ RPC protocol ..................................................... 41  
  2.8 Starting LN .......................................................... 43  

A Booting ......................................................................... 45
1 LN in General

1.1 Address Spaces

At the hardware level, an address space is a mapping which associates each virtual page to a physical page frame or marks it ‘non-accessible’. For the sake of simplicity, we omit access attributes like read-only and read/write. The mapping is implemented by TLB hardware and page tables.

The basic idea is to support recursive construction of address spaces outside the kernel. By magic, there is one address space $\sigma_0$ which essentially represents the physical memory and is controlled by the first subsystem $S_0$. At system start time, all other address spaces are empty. For constructing and maintaining further address spaces on top of $\sigma_0$, the Nucleus provides three operations:

**Grant.** The owner of an address space can grant any of its pages to another space, provided the recipient agrees. The granted page is removed from the granter’s address space and included into the grantee’s address space. The important restriction is that instead of physical page frames, the granter can only grant pages which are already accessible to itself.

**Map.** The owner of an address space can map any of its pages into another address space, provided the recipient agrees. Afterwards, the page can be accessed in both address spaces. In contrast to granting, the page is not removed from the mapper’s address space. Comparable to the granting case, the mapper can only map pages which it already can access.

**Flush.** The owner of an address space can flush any of its pages. The flushed page remains accessible in the flusher’s address space, but is removed from all other address spaces which had received the page directly or indirectly from the flusher. Although explicit consent of the affected address-space owners is not required, the operation is safe, since it is restricted to own pages. The users of these pages already agreed to accept a potential flushing, when they received the pages by mapping or granting.

The described address-space concept leaves memory management and paging outside the Nucleus; only the grant, map and flush operations are retained inside the kernel. Mapping and flushing are required to implement memory managers and pagers on top of the Nucleus.

The grant operation is required only in very special situations: consider a pager $F$ which combines two underlying file systems (implemented as pagers $f_1$ and $f_2$, operating on top of the standard pager) into one unified file system (see figure 1.1). In this example, $f_1$ maps one of its pages to $F$

![Figure 1.1: A Granting Example.](image-url)
which grants the received page to user A. By granting, the page disappears from $F$ so that it is then available only in $f_1$ and user $A$; the resulting mappings are denoted by the thin line: the page is mapped in user $A$, $f_1$ and the standard pager. Flushing the page by the standard pager would affect $f_1$ and user $A$, flushing by $f_1$ only user $A$. $F$ is not affected by either flush (and cannot flush itself), since it used the page only transiently. If $F$ had used mapping instead of granting, it would have needed to replicate most of the bookkeeping which is already done in $f_1$ and $f_2$. Furthermore, granting avoids a potential address-space overflow of $F$.

In general, granting is used when page mappings should be passed through a controlling subsystem without burdening the controller's address space by all pages mapped through it.

The model can easily be extended to access rights on pages. Mapping and granting copy the source page's access right or a subset of them, i.e., can restrict the access but not widen it. Special flushing operations may remove only specified access rights.

I/O

An address space is the natural abstraction for incorporating device ports. This is obvious for memory mapped I/O, but I/O ports can also be included. The granularity of control depends on the given processor. The 386 and its successors permit control per port (one very small page per port) but no mapping of port addresses (it enforces mappings with $v=\emptyset$); the PowerPC uses pure memory mapped I/O, i.e., device ports can be controlled and mapped with $4K$ granularity. Controlling I/O rights and device drivers is thus also done by memory managers and pagers on top of the Nucleus.

An Abstract Model of Address Spaces

We describe address spaces as mappings $\sigma_v : V \rightarrow R \cup \{\emptyset\}$ is the initial address space, where $V$ is the set of virtual pages, $R$ the set of available physical (real) pages and $\emptyset$ the nilpage which cannot be accessed. Further address spaces are defined recursively as mappings $\sigma : V \rightarrow (\Sigma \times V) \cup \{\emptyset\}$, where $\Sigma$ is the set of address spaces. It is convenient to regard each mapping as a one column table which contains $\sigma(v)$ for all $v \in V$ and can be indexed by $v$. We denote the elements of this table by $\sigma_v$.

All modifications of address spaces are based on the replacement operation: we write $\sigma_v \leftarrow x$ to describe a change of $\sigma$ at $v$, precisely:

$$\text{flush}(\sigma_v,v) \quad ; \quad \sigma_v := x \quad .$$

A page potentially mapped at $v$ in $\sigma$ is flushed, and the new value $x$ is copied into $\sigma_v$. This operation is internal to the Nucleus. We use it only for describing the three exported operations.

A subsystem $S$ with address space $\sigma$ can grant any of its pages $v$ to a subsystem $S'$ with address space $\sigma'$ provided $S'$ agrees:

$$\sigma'_v \leftarrow \sigma_v \quad ; \quad \sigma_v \leftarrow \emptyset \quad .$$

Note that $S$ determines which of its pages should be granted, whereas $S'$ determines at which virtual address the granted page should be mapped in $\sigma'$. The granted page is transferred to $\sigma'$ and removed from $\sigma$.

A subsystem $S$ with address space $\sigma$ can map any of its pages $v$ to a subsystem $S'$ with address space $\sigma'$ provided $S'$ agrees:

$$\sigma'_v \leftarrow (\sigma_v,v) \quad .$$

In contrast to grant, the mapped page remains in the mapper's space $\sigma$ and a link to the page in the mapper's address space $(\sigma_v,v)$ is stored in the receiving address space $\sigma'_v$, instead of transferring the existing link from $\sigma_v$ to $\sigma'_v$. This operation permits to construct address spaces recursively, i.e., new spaces based on existing ones.

Flushing, the reverse operation, can be executed without explicit agreement of the mappees, since they agreed implicitly when accepting the prior map operation. $S$ can flush any of its pages:

$$\forall \sigma'_v \in (\sigma_v,v) : \sigma'_v \leftarrow \emptyset \quad .$$
Note that $\leftarrow$ and $\text{flush}$ are defined recursively. Flushing recursively affects also all mappings which are indirectly derived from $\sigma_v$.

No cycles can be established by these three operations, since $\leftarrow$ flushes the destination prior to copying.

### Implementing the Model

At a first glance, deriving the physical address of page $v$ in address space $\sigma$ seems to be rather complicated and expensive:

$$\sigma(v) = \begin{cases} \sigma'(v') & \text{if } \sigma_v = (\sigma', v') \\ r & \text{if } \sigma_v = r \\ \phi & \text{if } \sigma_v = \phi. \end{cases}$$

Fortunately, a recursive evaluation of $\sigma(v)$ is never required. The three basic operations guarantee that the physical address of a virtual page will never change, except by flushing. For implementation, we therefore complement each $\sigma$ by an additional table $P$, where $P_v$ corresponds to $\sigma_v$ and holds either the physical address of $v$ or $\phi$. Mapping and granting then include

$$P'_{v'} := P_v$$

and each replacement $\sigma_v \leftarrow \phi$ invoked by a flush operation includes

$$P_v := \phi.$$

$P_v$ can always be used instead of evaluating $\sigma(v)$. In fact, $P$ is equivalent to a hardware page table. Nucleus address spaces can be implemented straightforward by means of the hardware-address-translation facilities.

The recommended implementation of $\sigma$ is to use one mapping tree per physical page frame which describes all actual mappings of the frame. Each node contains $(P, v)$, where $v$ is the according virtual page in the address space which is implemented by the page table $P$.

Assume that a grant-, map- or flush-operation deals with a page $v$ in address space $\sigma$ to which the page table $P$ is associated. In a first step, the operation selects the according tree by $P_v$, the physical page. In the next step, it selects the node of the tree that contains $(P, v)$. (This selection can be done by parsing the tree or in a single step, if $P_v$ is extended by a link to the node.) Granting then simply replaces the values stored in the node and map creates a new child node for storing $(P', v')$. Flush lets the selected node unaffected but parses and erases the complete subtree, where $P'_v := \phi$ is executed for each node $(P', v')$ in the subtree.

### 1.2 Threads and IPC

A thread is an activity executing inside an address space. A thread is characterized by a set of registers, including the instruction pointer, the stack pointer and state information. A thread’s state also includes the address space in which it executes.

Cross-address-space communication by message transfer, also called inter-process communication (IPC), is a fundamental feature of the Nucleus. IPC always enforces a certain agreement between both parties of a communication: the sender decides to send information and determines its contents; the receiver determines whether it is willing to receive information and is free to interpret the received message. Therefore, IPC is not only the basic concept for communication between subsystems but also, together with address spaces, the foundation of independence.

Other forms of communication, remote procedure call (RPC) or controlled thread migration between address spaces, can be constructed from message-transfer based IPC.

Note that the grant and map operations (section 1.1) need IPC, since they require an agreement between granter/mapper and recipient of the mapping.
Interrupts

The natural abstraction for hardware interrupts is the IPC message. The hardware is regarded as a set of threads which have special thread ids and send empty messages (only consisting of the sender id) to associated software threads. A receiving thread concludes from the message source id, whether the message comes from a hardware interrupt and from which interrupt:

```
driver thread:
  do
    wait for (msg, sender);
    if sender = my hardware interrupt
      then read/write io ports;
      reset hardware interrupt
    else ...
  od
```

Transforming the interrupts into messages must be done by the kernel, but the Nucleus is not involved in device-specific interrupt handling. In particular, it does not know anything about the interrupt semantics. On some processors, resetting the interrupt is a device specific action which can be handled by drivers at user level. The iret-instruction then is used solely for popping status information from the stack and/or switching back to user mode and can be hidden by the kernel. However, if a processor requires a privileged operation for releasing an interrupt, the kernel executes this action implicitly when the driver issues the next IPC operation.

1.3 Clans & Chiefs

Within all systems based on direct message transfer, protection is essentially a matter of message control. Using access control lists (acl) this can be done at the server level, but maintenance of large distributed acls becomes hard when access rights change rapidly. The clan concept permits to complement the mentioned passive entity protection by active protection based on intercepting all communication of suspicious subjects:

![Clan Diagram]

A clan (denoted as an oval) is a set of tasks (denoted as a circle) headed by a chief task. Inside the clan all messages are transferred freely and the kernel guarantees message integrity. But whenever a message tries to cross a clan's borderline, regardless of whether it is outgoing or incoming, it is redirected to the clan's chief. This chief may inspect the message (including the sender and receiver ids as well as the contents) and decide whether or not it should be passed to the destination to which it was addressed. As demonstrated in the figure above, these rules apply to nested clans as well. Obviously subject restrictions and local reference monitors can be implemented outside the kernel by means of clans. Since chiefs are tasks at user level, the clan concept allows more sophisticated and user definable checks as well as active control. Typical clan structures are

Clan per machine: In this simple model there is only one clan per machine covering all tasks. Local communication is handled directly by the kernel without incorporating a chief, whereas cross machine communication involves the chief of the sending and the receiving machine. Hence, the clan concept is used for implementing remote ipc by user level tasks.
1.3. CLANS & CHIEFS

**Clan per system version:** Sometimes chiefs are used for adapting different versions. The servers of the old or new versions are encapsulated by a clan so that its chief can translate the messages.

**Clan per user:** Surrounding the tasks of each user or user group by a clan is a typical method when building security systems. Then the chiefs are used to control and enforce the requested security policy.

**Clan per task:** In the extreme case there are single tasks each controlled by a specific chief. For example these one-task-clans are used for debugging and supervising suspicious programs.

In the case of intra-clan communication (no chief involved), the additional costs of the clan concept are negligible (below 1% of minimal ipc time). Inter-clan communication however multiplies the ipc operations by the number of chiefs involved. This can be tolerated, since (i) L3 ipc is very fast (see above) and (ii) crossing clan boundaries occurs seldom enough in practice. Note that many security policies can be implemented simply by checking the client id in the server and do not need clans.
1.4 Data Types

1.4.1 Unique Ids

Unique ids identify tasks, threads and hardware interrupts. They are also unique in time. Unique ids are 64-bit values.

1.4.2 User-Level Operations on Uids

\[ a = b \]
\[ \text{task}(a) = \text{task}(b) : (a \text{ AND NOT lthread mask}) = (b \text{ AND NOT lthread mask}) \]
\[ \text{chief}(a) = \text{chief}(b) : (a \text{ AND NOT chief mask}) = (b \text{ AND NOT chief mask}) \]
\[ \text{site}(a) = \text{site}(b) : (a \text{ AND NOT site mask}) = (b \text{ AND NOT site mask}) \]
\[ \text{lthread no}(a) : (a \text{ AND lthread mask}) \text{ SHR lthread shift} \]
\[ \text{thread}(a,n) : (a \text{ AND NOT lthread mask}) + (n \text{ SHL lthread shift}) \]
\[ \text{task no}(a) : (a \text{ AND task mask}) \text{ SHR task shift} \]
\[ \text{chief no}(a) : (a \text{ AND chief mask}) \text{ SHR chief shift} \]
\[ \text{site no}(a) : (a \text{ AND site mask}) \text{ SHR site shift} \]

1.4.3 Fpages

Fpages (Flexpages) are regions of the virtual address space. An fpage consists of all pages actually mapped in this region. The minimal fpage size is the minimal hardware-page size.

An fpage of size \(2^s\) has a \(2^s\)-aligned base address \(b\), i.e. \(b \mod 2^s = 0\). An fpage with base address \(b\) and size \(2^s\) is denoted by the \(32\)-bit value \(b + 4s\).

On x86 processors, the smallest possible value for \(s\) is 12, since the hardware page size is 4K.

1.4.4 Messages

\[ S :: \text{snd} ; \text{EMPTY} \]
\[ R :: \text{rcv} ; \text{EMPTY} \]
\[ \text{EMPTY} :: \]

\[ S R \text{ message} : \quad \text{rcv fpage option} , \quad \text{size dope} , \quad \text{S R msg dope} , \quad \text{S R mwords} , \quad \text{S R string dopes} . \]

\[ \text{rcv fpage option} : \quad \text{rcv fpage} ; \quad \text{zero:word}. \]
1.4. DATA TYPES

size dope: reserved: byte, string dope number: 5 bits, = S mwords number: 19 bits. = W

snd R msg dope: undefined: byte, string dope number: 5 bits, = s s ≤ S mwords number: 19 bits. = w w ≤ W

rcv msg dope: undefined: word.

snd R mwords: w × send receive word, (W − w) × receive word;
m × snd fpage receive double word, 2m ≤ w
w = 2m × snd receive words, (W − w) × receive word.

rcv mwords: W × receive word.

snd R string dopes: s × snd R string dope, (S − s) × R string dope.

rcv string dopes: S × rcv string dope.

snd rcv string dope: snd addr: word, snd size: word, ≤ 4 MB
rcv addr: word,
rcv size: word.

snd string dope: snd addr: word, snd size: word, ≤ 4 MB
snd size: word, undefined: word,
undefined: word.

rcv string dope: undefined: word, undefined: word, ≤ s, s ≤ 4 MB
rcv addr: word,
rcv size: word.

snd map fpage: grant flag: 1 bit, write flag: 1 bit,
snd base: 30 bits,
snd fpage: fpage.
1.5 LN Calls

\texttt{ipc}\hspace{1cm} (dest option, snd descriptor option, rcv descriptor option, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (source option, result code)

\texttt{CALL}\hspace{1cm} (dest, snd descriptor, closed rcv descriptor, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (dest option, result code)

\texttt{SEND/RECEIVE}\hspace{1cm} (dest, snd descriptor, open rcv descriptor, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (source option, result code)

\texttt{SEND}\hspace{1cm} (dest, snd descriptor, \texttt{-nil-}, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (\texttt{-}, result code)

\texttt{RECEIVE FROM}\hspace{1cm} (source, \texttt{-nil-}, closed rcv descriptor, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (source option, result code)

\texttt{RECEIVE}\hspace{1cm} (\texttt{-}, \texttt{-nil-}, open rcv descriptor, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (source option, result code)

\texttt{RECEIVE INTR}\hspace{1cm} (intr, \texttt{-nil-}, closed rcv descriptor, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (source option, result code)

\texttt{SLEEP}\hspace{1cm} (\texttt{-nil-}, \texttt{-nil-}, closed rcv descriptor, timeouts) \hspace{1cm} \rightarrow \hspace{1cm} (\texttt{-}, result code)

\texttt{id\_nearest}\hspace{1cm} (dest id) \hspace{1cm} \rightarrow \hspace{1cm} (nearest id)

\texttt{fpage\_unmap}\hspace{1cm} (fpage, map mask) \hspace{1cm} \rightarrow \hspace{1cm} (\texttt{})
thread_switch  (dest)  →  ()

lthread_ex_regs  (lthread no, SP, IP, int preempter, pager)
    →  (FLAGS, SP, IP, int preempter, pager)

thread_schedule  (dest, prio, timeslice, ext preempter)
    →  (prio, timeslice, state, ext preempter, partner, time)

task_new  (dest task id, mcp/new chief, SP, IP, pager id)  →  (new task id)
2 LN/x86

LN/486
LN/Pentium®
LN/Pentium® Pro

2.1 Notational conventions

~ If this refers to an input parameter, its value is meaningless. If it refers to an output parameter, its value is undefined.

EAX,ECX... denote the processor’s general registers.

(SP+n) denotes the word on the user stack addressed by SP+n, where SP represents the user-level stack pointer.
2.2 Data Types

2.2.1 Unique Ids

Unique ids identify tasks, threads and hardware interrupts. Each unique id is a 64-bit value which is unique in time. An unique id in x86 format consists of two 32-bit words:

<table>
<thead>
<tr>
<th>thread id</th>
<th>nest (4)</th>
<th>chief (11)</th>
<th>site (17)</th>
<th>+4</th>
</tr>
</thead>
<tbody>
<tr>
<td>vert (4)</td>
<td>task (11)</td>
<td>lthread (7)</td>
<td>ver0 (10)</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>task id</th>
<th>nest (4)</th>
<th>chief (11)</th>
<th>site (17)</th>
<th>+4</th>
</tr>
</thead>
<tbody>
<tr>
<td>vert (4)</td>
<td>task (11)</td>
<td>0 (7)</td>
<td>ver0 (10)</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>interrupt id</th>
<th>~ (32)</th>
<th>+4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 (24)</td>
<td>intr + 1 (8)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>nil id</th>
<th>~ (32)</th>
<th>+4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 (32)</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>invalid id</th>
<th>~ (32)</th>
<th>+4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FFFFFFFF (32)</td>
<td>0</td>
</tr>
</tbody>
</table>

2.2.2 Fpages

Fpages (Flexpages) are regions of the virtual address space. An fpage consists of all pages actually mapped in this region. The minimal fpage size is 4 K, the minimal hardware-page size.

An fpage of size $2^s$ has a $2^s$-aligned base address $b$, i.e. $b \mod 2^s=0$. On the x86 processors, the smallest possible value for $s$ is 12, since hardware pages are at least 4K. The complete user address space (base address $0$, size $2^{32} - K$, where $K$ is the size of the kernel area) is denoted by $b = 0$, $s = 32$. An fpage with base address $b$ and size $2^s$ is denoted by a 32-bit word:

<table>
<thead>
<tr>
<th>fpage $(b, 2^s)$</th>
<th>$b/4096$ (20)</th>
<th>0 (4)</th>
<th>$s$ (6)</th>
<th>~</th>
<th>~</th>
</tr>
</thead>
</table>

| fpage $(0, 2^{32} - K)$ | 0 (20) | 0 (4) | 32 (6) | ~ | ~ |

2.2.3 IO-Ports

On the 486, IO-ports form a separate address space besides the conventional memory address space. Its size is 64 K and its granularity is 16 bytes. However, IO-ports can only be mapped idempotently,
i.e. physical port \( x \) is either mapped at the address \( x \) in the task’s IO address space or it is not mapped.

LN handles IO-ports like memory, i.e. as fpages. IO-fpages can be mapped, granted and unmapped like memory fpages. However, since IO-ports can only mapped idempotent, always the complete IO space (64 K) should be specified as receive fpage.

An IO-fpage of size \( 2^s \) \((4 \leq s \leq 16)\) has a \( 2^s \)-aligned base address \( p \), i.e. \( p \mod 2^s = 0 \). An fpage with base port address \( p \) and size \( 2^s \) is denoted by a 32-bit word:

\[
\begin{array}{cccc}
\text{IO-fpage} & (p, 2^s) & F0 & p \ (12) \ 0 \ (4) \ s \ (6) \ \sim \sim \\
\text{IO-fpage} & (0, 2^{16}) & F0 & 0 \ (13) \ 0 \ (4) \ 16 \ (6) \ \sim \sim \\
\end{array}
\]

### 2.2.4 Messages

\[
\begin{array}{|c|c|}
\hline
\text{msg dwords:} & \text{dword 1 (32)} \ +16 \\
\text{msg snd dope:} & \text{dword 0 (32)} \ +12 \\
\text{msg size dope:} & \text{dwords} \ (19) \ \text{strings} \ (5) \ \sim \ (8) \ +8 \\
\text{msg rcv fpage option:} & \text{fpage} \ (32) \ 0 \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|}
\hline
\text{rcv string} \ (32) \ +12 \\
\text{rcv string size} \ (32) \ +8 \\
\text{snd string} \ (32) \ +4 \\
\text{snd string size} \ (32) \ 0 \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|}
\hline
\text{snd fpage} \ (30) \ +4 \\
\text{snd base} \ (32) \ 0 \\
\hline
\end{array}
\]

### 2.2.5 Timeouts

Timeouts are used to control ipc operations. The send timeout determines how long ipc should try to send a message. If the specified period is exhausted without that message transfer could start, ipc fails. The receive timeout specifies how long ipc should wait for an incoming message. Both timeouts specify the maximum period of time before message transfer starts. Once started, message transfer is no longer influenced by send or receive timeout.

Pagefaults occurring during ipc are controlled by send and receive pagefault timeout. A pagefault is translated to an RPC by the kernel. In the case of a pagefault in the receiver’s address space, the corresponding RPC to the pager uses send pagefault timeout (specified by the sender) for both
send and receive timeout. In the case of a pagefault in the sender’s address space, receive pagefault timeout specified by the receiver is taken.

Besides the special timeouts 0 (do not wait at all) and ∞ (wait forever), periods from 1 µs up to approximately 19 hours can be specified. The complete quadruple is packed into one 32-bit word:

<table>
<thead>
<tr>
<th>m₀ (8)</th>
<th>mₙ (8)</th>
<th>pₛ (4)</th>
<th>pₓ (4)</th>
<th>rₛ (4)</th>
<th>rₓ (4)</th>
</tr>
</thead>
</table>

Note that for efficiency reasons the highest bit of any mantissa m must be 1, except for m = 0.

\[
\text{snd timeout} = \begin{cases} 
\infty & \text{if } \epsilonₛ = 0 \\
4^{1.5 - \epsilonₘₙₙ} \mu s & \text{if } \epsilonₛ > 0 \\
0 & \text{if } mₙ = 0, \epsilonₙ \neq 0
\end{cases}
\]

\[
\text{rcv timeout} = \begin{cases} 
\infty & \text{if } \epsilonₓ = 0 \\
4^{1.5 - \epsilonₘₙₙ} \mu s & \text{if } \epsilonₓ > 0 \\
0 & \text{if } mₙ = 0, \epsilonₙ \neq 0
\end{cases}
\]

\[
\text{snd pagefault timeout} = \begin{cases} 
\infty & \text{if } pₛ = 0 \\
4^{1.5 - pₓ} \mu s & \text{if } 0 < pₓ < 15 \\
0 & \text{if } pₓ = 15
\end{cases}
\]

\[
\text{rcv pagefault timeout} = \begin{cases} 
\infty & \text{if } pₓ = 0 \\
4^{1.6 - pₓ} \mu s & \text{if } 0 < pₓ < 15 \\
0 & \text{if } pₓ = 15
\end{cases}
\]

<table>
<thead>
<tr>
<th>approximate timeout ranges</th>
</tr>
</thead>
<tbody>
<tr>
<td>(rₛ, rₓ, pₛ, pₓ)</td>
</tr>
<tr>
<td>-----------------------------</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>7</td>
</tr>
<tr>
<td>8</td>
</tr>
<tr>
<td>9</td>
</tr>
<tr>
<td>10</td>
</tr>
<tr>
<td>11</td>
</tr>
<tr>
<td>12</td>
</tr>
<tr>
<td>13</td>
</tr>
<tr>
<td>14</td>
</tr>
<tr>
<td>15</td>
</tr>
<tr>
<td>m = 0, (\epsilon ≥ 0)</td>
</tr>
</tbody>
</table>
2.3 LN Calls

This section describes the 7 system calls of LN:

- `ipc` int 30
- `id_nearest` int 31
- `fpage_unmap` int 32
- `thread_switch` int 33
- `thread_schedule` int 34
- `lthread_ex_regs` int 35
- `task_new` int 36
This is the basic system call for inter-process communication and synchronization. It may be used for intra- as inter-address-space communication. All communication is synchronous and unbuffered; a message is transferred from the sender to the recipient if and only if the recipient has invoked a corresponding ipc operation. The sender blocks until this happens or a period specified by the sender elapsed without that the destination became ready to receive.

Ipc can be used to copy data as well as to map or grant pages from the sender to the recipient. For the description of messages see section 2.2.4.

8-byte messages (plus 64-bit sender id) can be transferred solely via the registers and are thus specially optimized. If possible, short messages should therefore be reduced to 8-byte messages.

A single ipc call combines an optional send operation with an optional receive operation. Whether it includes a send respectively a receive is determined by the actual parameters. If the send or receive address is specified as nil (0xFFFFFFFF), the corresponding operation is skipped.

No time is required for the transition between send and receive phase of one ipc operation.

### Parameters

<table>
<thead>
<tr>
<th>snd descriptor</th>
<th>0xFF000000 (32)</th>
</tr>
</thead>
<tbody>
<tr>
<td>“nil”</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Ipc does not include a send operation.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>“mem”</th>
<th>*snd msg/4 (32)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Ipc includes sending a message to the destination specified by dest id. *snd msg must point to a valid message. The first two 32-bit words of the message (msg.0 and msg.1) are not taken from the message data structure but must be contained in registers EDX and EBX.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>“reg”</th>
<th>0 (32)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Ipc includes sending a message to the destination specified by dest id. The message consists solely of the two 32-bit words msg.0 and msg.1 in registers EDX and EBX.</td>
</tr>
</tbody>
</table>

m=0 Value-copying send operation; the words or the message are simply copied to the recipient.
**snd descriptor**  

- **m=1**  
  Fpage-mapping send operation. The dwors of the message to be sent are treated as 'send fpages'. The described fpages are mapped (respectively granted) into the recipient's address space. Mapping/granting stops when either the end of the dwors is reached or when an invalid fpage denoter is found, in particular 0. The send fpage descriptors and all potentially following words are also transferred by simple copy to the recipient. Thus a message may contain some fpages and additional value parameters. The recipient can use the received fpage descriptors to determine what has been mapped or granted into its address space, including location and access rights.

- **d=0**  
  Normal send operation. The recipient gets the true sender id.

- **d=1**  
  Deceiting send operation. A chief can specify the virtual/sender id which the recipient should get instead of the chief's id. The virtual-sender-id parameter on the user stack is only required if d=1. Recall that deceiting is secure, since only direction-preserving deceit is possible. If the specified virtual-sender id does not fulfil this constraint, the send operation works like d=0.

**rcv descriptor**

- **"nil"**  
  0xFFFFFFFF  
  Ipc does not include a receive operation.

- **"m×m"**  
  *snd msg/4 (30) 0 0  
  Ipc includes receiving a message respectively waiting to receive a message. *rcv msg must point to a valid message. The first two 32-bit words of the received message (msg.w0 and msg.w1) are not stored in the message data structure but are returned in registers EDX and EBX.

- **"reg"**  
  0 (30) 0 0  
  Ipc includes receiving a message respectively waiting to receive a message. However, only messages up to two 32-bit words msg.w0 and msg.w1 are accepted. The received message is returned in registers EDX and EBX.

- **"map"**  
  rcv fpage (30) 1 1  
  Ipc includes receiving a message respectively waiting to receive a message. However, only send-fpage messages or up to two 32-bit words msg.w0 and msg.w1 are accepted. The received message is returned in registers EDX and EBX. If a map message is received, "rcv fpage" describes the receive fpage (instead of "rcv fpage option" in a memory message buffer). Thus fpages can also be received without a message buffer in memory.

- **o=0**  
  Only messages from the thread specified as dest id are accepted ("closed wait"). Any send operation from a different thread (or hardware interrupt) will be handled exactly as if the actual thread would be busy.

- **o=1**  
  Messages from any thread will be accepted ("open wait"). If the actual thread is associated to a hardware interrupt, also messages from this hardware interrupt can arrive.
$dest\ id\ \neq\ nil$ Sending is directed to the specified thread, if it resides in the sender's clan. If the destination is outside the sender's clan, the message is sent to the sender's chief. If the destination is in an inner clan (a clan whose chief resides in the sender's clan), it is redirected to that chief. (See also 'chief' operation.) If no send part was specified ($snd\ descriptor=\text{nil}$), $dest\ id$ specifies the source from which messages can be received. (However recall that the receive restriction is only effective if $o=0$.)

$=\text{nil}$ ($nil=0$) Although specifying $nil$ as the destination for a send operation is illegal (error: 'destination not existent'), it can be legally specified for a receive-only operation. In this case, ipc will not receive any message but will wait the specified $rcv\ timeout$ and then terminate with error code 'receive timeout'. (However recall that the receive restriction is only effective if $o=0$.)

$source\ id$ If a message was received this is the id of its sender. (If a hardware interrupt was received this is the interrupt id.) The parameter is undefined if no message was received.

$msg.w0 + w1$ "snd" First two 32-bit words of message to be sent. These message words are taken directly from registers EDX and EBX. They are not read from the message data structure.

"rcv" First two 32-bit words of received message, undefined if no message was received. These message words are available only in registers EDX and EBX. The Nucleus does not store it in the receive message buffer. The user program may store it or use it directly in the registers.

$msg.dope + cc$ Message dope describing received message. If no message was received, only $cc$ is delivered. The dope word of the received message is available only in register EAX. The Nucleus does not store it in the receive message buffer. The user program may store it or use it directly in the register. (Note that the lowermost 8 bits of msg dope and size dope in the message data structure are undefined. So it is legal to store EAX in the msg-dope field, even if $cc=0$.)

$cc$ $d=0$ The received message is transferred directly ("undeceived") from source id.

$d=1$ The received message is "deceived" by a chief. source id is the virtual source id which was specified by the sending chief.

$m=0$ The received message did not contain fpages.

$m=1$ The sender mapped or granted fpages. The sender's fpage descriptors were also (besides mapping/granting) transferred as mwords.

$r=0$ The received message was directed to the actual recipient, not redirected to a chief. I.e. sender and receiver a part of the same clan. The $i$-bit has no meaning in this case and is zero.

$r=1$ The received message was redirected to the chief which was next on the path to the true destination. Sender and addressed recipient belong to different clans.

$i=0$ If $r=1$: the received message comes from outside the own clan.

$i=1$ If $r=1$: the received message comes from an inner clan.
\[ \text{ec} = 0 \quad \text{ok: the optional send operation was successful, and if a receive operation was also specified (recv descriptor \neq \text{nil}) a message was also received correctly.} \]

\[ \neq 0 \quad \text{If ipc fails the completion code is in the range } 0x10...0xF0. \text{ If the send operation already failed, ipc is terminated without the potentially specified receive operation. } s \text{ specifies whether the error occurred during the receive } (s = 0) \text{ operation or during the send } (s = 1) \text{ operation:} \]

1. \text{Non-existing destination or source.}

2. \text{Timeout.}

4. \text{Cancelled by another thread (system call lthreadexregs).}

6. \text{Map failed due to a shortage of page tables.}

8. \text{Send pagefault timeout.}

A. \text{Receive pagefault timeout.}

C. \text{Aborted by another thread (system call lthreadexregs).}

E. \text{Cut message. Potential reasons are (a) the recipient's mword buffer is too small; (b) the recipient does not accept enough strings; (c) at least one of the recipient's string buffers is too small.}

1...5 \text{The according operation was terminated before a real message transfer started. No partner was directly involved.}

6...F \text{The according operation was terminated while a message transfer was running. The message transfer was aborted. The current partner (sender or receiver) was involved and got the corresponding error code. It is not defined which parts of the message are already transferred and which parts are not yet transferred.}

\text{timeouts}

This 32-bit word specifies all 4 timeouts, the quadruple \((\text{snd}, \text{rcv}, \text{snd pf}, \text{rcv pf})\). For a detailed description see section 2.2.5. Frequently used values are

<table>
<thead>
<tr>
<th></th>
<th>\text{snd}</th>
<th>\text{rcv}</th>
<th>\text{snd pf}</th>
<th>\text{rcv pf}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000</td>
<td>\infty</td>
<td>\infty</td>
<td>\infty</td>
<td>\infty</td>
</tr>
<tr>
<td>0x00000001</td>
<td>0</td>
<td>\infty</td>
<td>\infty</td>
<td>\infty</td>
</tr>
<tr>
<td>0x00000011</td>
<td>0</td>
<td>0</td>
<td>\infty</td>
<td>\infty</td>
</tr>
</tbody>
</table>

"\text{snd}" \text{ If the required send operation cannot start transfer data within the specified time, ipc is terminated and fails with completion code 'send timeout' (0x18). If ipc does not include a send operation, this parameter is meaningless.}

"\text{rcv}" \text{ If ipc includes a receive operation and no message transfer starts within the specified time, ipc is terminated and fails with completion code 'receive timeout' (0xA0). If ipc does not include a receive operation, this parameter is meaningless.}

"\text{spf}" \text{ If during sending data a pagefault in the receiver's address space occurs, snd pf specified by the sender is used as send and receive timeout for the pagefault RPC.}

"\text{rpf}" \text{ If during receiving data a pagefault in the sender's address space occurs, rcv pf specified by the receiver is used as send and receive timeout for the pagefault RPC.}
Basic Ipc Types

CALL

\[
\begin{array}{|c|c|c|c|c|}
\hline
\text{CALL} & \text{*snd msg / 0} & \text{EAX} & \text{EAX} & \text{msg.dupe + cc} \\
\text{timeouts} & \text{ECX} & \text{ECX} & \sim & \\
\text{msg.w0} & \text{EDX} & \text{EDX} & \text{msg.w0} & \\
\text{msg.w1} & \text{EBX} & \text{EBX} & \text{msg.w1} & \\
\text{*rcv msg / 0} & \text{EBP} & \text{EBP} & \sim & \\
\text{dest.id.low} & \text{ESI} & \text{ESI} & \text{unchanged} & \\
\text{dest.id.high} & \text{EDI} & \text{EDI} & \text{unchanged} & \\
\hline
\end{array}
\]

This is the usual blocking RPC. \text{snd msg} is sent to \text{dest id} and the invoker waits for a reply from \text{dest id}. Messages from other sources are not accepted. Note that since the send/receive transition needs no time, the destination can reply with \text{snd timeout} = 0.

This operation can also be used for a server with one dedicated client. It sends the reply to the client and waits for the client’s next order.

SEND / RECEIVE

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
\text{SEND / RECEIVE} & \text{*snd msg / 0} & \text{EAX} & \text{EAX} & \text{msg.dupe + cc} \\
\text{timeouts} & \text{ECX} & \text{ECX} & \sim & \\
\text{msg.w0} & \text{EDX} & \text{EDX} & \text{msg.w0} & \\
\text{msg.w1} & \text{EBX} & \text{EBX} & \text{msg.w1} & \\
\text{*rcv msg +1 / 0+1} & \text{EBP} & \text{EBP} & \sim & \\
\text{dest.id.low} & \text{ESI} & \text{ESI} & \text{source.id.low} & \\
\text{dest.id.high} & \text{EDI} & \text{EDI} & \text{source.id.high} & \\
\hline
\end{array}
\]

\text{snd msg} is sent to \text{dest id} and the invoker waits for a reply from any source. This is the standard server operation: it sends a reply to the actual client and waits for the next order which may come from a different client.

SEND

\[
\begin{array}{|c|c|c|c|c|}
\hline
\text{SEND} & \text{*snd msg / 0} & \text{EAX} & \text{EAX} & \text{cc} \\
\text{timeouts} & \text{ECX} & \text{ECX} & \sim & \\
\text{msg.w0} & \text{EDX} & \text{EDX} & \sim & \\
\text{msg.w1} & \text{EBX} & \text{EBX} & \sim & \\
\text{0xFFFFFFFF} & \text{EBP} & \text{EBP} & \sim & \\
\text{dest.id.low} & \text{ESI} & \text{ESI} & \sim & \\
\text{dest.id.high} & \text{EDI} & \text{EDI} & \sim & \\
\hline
\end{array}
\]

\text{snd msg} is sent to \text{dest id}. There is no receive phase included. The invoker continues working after sending the message.

RECEIVE FROM

\[
\begin{array}{|c|c|c|c|c|}
\hline
\text{RECEIVE FROM} & \text{0xFFFFFFFF} & \text{EAX} & \text{EAX} & \text{msg.dupe + cc} \\
\text{timeouts} & \text{ECX} & \text{ECX} & \sim & \\
\text{\sim} & \text{EDX} & \text{EDX} & \sim & \\
\text{\sim} & \text{EBX} & \text{EBX} & \sim & \\
\text{*rcv msg / 0} & \text{EBP} & \text{EBP} & \sim & \\
\text{dest.id.low} & \text{ESI} & \text{ESI} & \text{unchanged} & \\
\text{dest.id.high} & \text{EDI} & \text{EDI} & \text{unchanged} & \\
\hline
\end{array}
\]

This operation includes no send phase. The invoker waits for a message from \text{source id}. Messages from other sources are not accepted. Note that also a hardware interrupt might be specified as
source.

**RECEIVE**

| 0xFFFFFFFF | EAX | EAX msg.dope + cc |
| timeouts | ECX | ECX ~ |
| ~ | EDX | EDX msg.w0 |
| ~ | EBX | EBX msg.w1 |
| *rcv msg+1 / 0+1 | EBP | EBP ~ |
| ~ | ESI | ESI source id.low |
| ~ | EDI | EDI source id.high |

This operation includes no send phase. The invoker waits for a message from any source (including a hardware interrupt).

**RECEIVE INTR**

| 0xFFFFFFFF | EAX | EAX msg.dope + cc |
| timeouts | ECX | ECX ~ |
| ~ | EDX | EDX ~ |
| ~ | EBX | EBX ~ |
| *rcv msg / 0 | EBP | EBP ~ |
| intr + 1 | ESI | ESI unchanged |
| 0 | EDI | EDI unchanged |

This operation includes no send phase. The invoker waits for an interrupt message coming from interrupt source *intr*. Note that interrupt messages come only from the interrupt which is currently associated with this thread.

The *intr* parameter is only evaluated if *rcv timeout* = 0 is specified, see ‘associate intr’.

**ASSOCIATE INTR**

| 0xFFFFFFFF | EAX | EAX msg.dope + cc |
| rcv timeout = 0 | ECX | ECX ~ |
| ~ | EDX | EDX ~ |
| ~ | EBX | EBX ~ |
| *rcv msg / 0 | EBP | EBP ~ |
| intr + 1 | ESI | ESI unchanged |
| 0 | EDI | EDI unchanged |

The *intr* parameter is evaluated if *rcv timeout* = 0 is specified. If no (currently associated) interrupt is pending, the current thread is (1) detached from its currently associated interrupt (if any) and (2) associated to the specified interrupt provided that this one is free, i.e. not associated to another thread. If the association succeeds, the completion code is *receive timeout* (0x20) and no interrupt is received.

If an interrupt from the currently associated interrupt was pending, this one is delivered together with completion code *ok* (0x00); the interrupt association is not modified. If the requested new interrupt is already associated to another thread or is not existing, completion code *non existing* (0x10) is delivered and the interrupt association is not modified.

Getting rid of an associated interrupt without associating a new one is done by issuing a receive from *nilthread* (0) with *rcv timeout* = 0.

**SLEEP**

| 0xFFFFFFFF | EAX | EAX cc = 0xA0 |
| timeouts | ECX | ECX ~ |
| ~ | EDX | EDX ~ |
| ~ | EBX | EBX ~ |
| 0 | EBP | EBP ~ |
| 0 | ESI | ESI ~ |
| 0 | EDI | EDI ~ |
This operation includes no send phase. Since nil (0) is specified as source, no message can arrive and the ipc will be terminated with ‘receive timeout’ after the time specified by the rcv-timeout parameter is elapsed.
If \textit{nil} is specified as destination, the system call delivers the uid of the current thread. Otherwise, it delivers the nearest partner which would be engaged when sending a message to the specified destination. If the destination does not belong to the invoker’s clan, this call delivers the chief that is nearest to the invoker on the path from the invoker to the destination.

- If the destination resides outside the invoker’s clan, it delivers the invoker’s own chief.
- If the destination is inside a clan or a clan nesting whose chief \( C \) is direct member of the invoker’s clan, the call delivers \( C \).
- If the destination is a direct member of the invoker’s clan, the call delivers the destination itself.
- If the destination is \textit{nil}, the call delivers the current thread’s id.

Concluding: \texttt{ncfild} \((\texttt{dest id} \neq \texttt{nil})\) delivers exactly that partner to which the kernel would physically send a message which is targeted to \texttt{dest id}. On the other hand, a message from \texttt{dest id} would physically come from exactly this partner.

**Parameters**

\begin{itemize}
\item \textit{dest id} \quad \text{Id of the destination.}
\item \textit{type} \quad \text{Note that the \textit{type} values correspond exactly to the completion codes of \texttt{ipc}.}
\begin{itemize}
\item \( =0 \) \quad \text{Destination resides in the same clan. \textit{dest id} is delivered as \textit{nearest id}.}
\item \( =C \) \quad \text{Destination is in an inner clan. The chief of this clan or clan nesting is delivered as \textit{nearest id}.}
\item \( =4 \) \quad \text{Destination is outside the invoker’s clan. The invoker’s chief is delivered as \textit{nearest id}.}
\end{itemize}
\item \textit{nearest id} \quad \text{Either the current thread’s id or the id of the nearest partner towards \texttt{dest id}.}
\end{itemize}
The specified `fpage` is unmapped in all address spaces into which the invoker mapped it directly or indirectly.

**Parameters**

- **fpage**: Fpage to be unmapped.
- **map mask**

<table>
<thead>
<tr>
<th>f</th>
<th>map mask</th>
<th>0 (29)</th>
<th>w</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

- **w=0** Fpage will partially unmapped. Already read/write mapped parts will be set to read only. Read only mapped parts are not affected.
- **w=1** Fpage will be completely unmapped.
- **f=0** Unmapping happens in all address spaces into which pages of the specified fpage have been mapped directly or indirectly. The original pages in the own task remain mapped.
- **f=1** Additionally, also the original pages in the own task are unmapped (flushing).
### thread_switch

| ~ EAX | | EAX | ~ |
| ~ ECX | | ECX | ~ |
| ~ EDX | | EDX | ~ |
| ~ EBX | | EBX | ~ |
| ~ EBP | | EBP | ~ |
| dest id | low | ESI | | ESI | ~ |
| ~ EDI | | EDI | ~ |

The invoking thread releases the processor (non-preemptively) so that another ready thread can be processed.

#### Parameters

- **dest id**
  - =*nil* (=0) Processing switches to an undefined ready thread which is selected by the scheduler. (It might be the invoking thread.) Since this is “ordinary” scheduling, the thread gets a new timeslice.
  - ≠*nil* If *dest id* is ready, processing switches to this thread. In this “extraordinary” scheduling, the invoking thread donates its remaining timeslice to the destination thread. (This one gets the donation additionally to its ordinary scheduled timeslices.)
    - If the destination thread is not ready, the system call operates as described for dest id =*nil*.
thread_schedule

| param word | EAX | EAX old param word |
| ~ | ECX | ECX time.low |
| ~ | EDX | EDX time.high |
| ext preemper.low | EBX | EBX old preemper.low |
| ext preemper.high | EBP | EBP old preemper.high |
| dest id.low | ESI | ESI partner.low |
| dest id.high | EDI | EDI partner.high |

The system call can be used by schedulers to define the priority, timeslice length and external preemper of other threads. Furthermore, it delivers thread states. Note that due to security reasons thread state information must be retrieved through the appropriate scheduler.

The system call is only effective, if the current priority of the specified destination is less or equal than the current task's maximum controlled priority (mcp).

Parameters

**dest id**
Destination thread id. The destination thread must currently exist and run on a priority level less than or equal to the current thread's mcp. Otherwise, the destination thread is not affected by this system call and all result parameters except old param word are undefined.

**param word** valid

<table>
<thead>
<tr>
<th>m (8)</th>
<th>e (4)</th>
<th>0 (4)</th>
<th>small (8)</th>
<th>prio (8)</th>
</tr>
</thead>
</table>

**prio**
New priority for destination thread. Must be less than or equal to current thread's mcp.

**small**
(Only effective for Pentium.) Sets the small address space number for the addressed task. On Pentium, small address spaces from 1 to 127 currently available. A value of 0 or 255 in this field does not change the current setting for the task. This field is currently ignored for 486 and PPro.

**m, e**
New timeslice length for the destination thread. The timeslice quantum is encoded like a timeout: \(4^{15-e} \times m \mu s\).

The kernel rounds this value up towards the nearest possible value. Thus the timeslice granularity can be determined by trying to set the timeslice to 1 \(\mu s\). However note that the timeslice granularity may depend on the priority.

Timeslice length 0 \((m = 0, e \neq 0)\) is always a possible value. It means that the thread will get no ordinary timeslice, i.e. is blocked. However, even a blocked thread may execute in a timeslice donated to it by ipc.

**"inv"**
\((0xFFFFFFFF)\) The current priority and timeslice length of the thread is not modified.

**ext preemper** valid
Defines the external preemper for the destination thread. (Nilthread is a valid id.)

**"inv"**
\((0xFFFFFFFF, ~)\) The current external preemper of the thread is not changed.
old param word | valid
---|---

\( m_t \) | \( e_t \) | \( ts \) | \( \sim \) | \( \text{prio} \)
---|---|---|---|---

**prio** Old priority of destination thread.

\( m_t, e_t \) Old timeslice length of the destination thread: \( 4^{15} - e_t, m_t \) µs.

\( ts = 0 + k \) **Running**. The thread is ready to execute at user-level.

\( ts = 4 + k \) **Sending**. A user-invoked ipc send operation currently transfers an outgoing message.

\( ts = 8 + k \) **Receiving**. A user-invoked ipc receive operation currently receives an incoming message.

\( C \) **Waiting** for receive. A user-invoked ipc receive operation currently waits for an incoming message.

\( D \) **Pending send**. A user-invoked ipc send operation currently waits for the destination (recipient) to become ready to receive.

\( E \) Reserved.

\( F \) **Dead**. The thread is unable to execute.

\( k = 0 \) **Kernel inactive**. The kernel does not execute an automatic RPC for the thread.

\( k = 1 \) **Pager**. The kernel executes a pagefault RPC to the thread’s pager.

\( k = 2 \) **Internal preemt**. The kernel executes a preemption RPC to the thread’s internal preemt.

\( k = 3 \) **External preemt**. The kernel executes a preemption RPC to the thread’s external preemt.

\( "inv" \) \( 0xFFFFFFFF \) The addressed thread does either not exist or has a priority which exceeds the current thread’s mcp. All other return parameters are undefined (\( \sim \)).

**old ext preemt** Old external preemt of the destination thread.

**partner** Partner of an active user-invoked ipc operation. This parameter is only valid, if the thread’s user state is **sending**, **receiving**, **pending** or **waiting** (4...D). An invalid thread id \( 0xFFFFFFFF, \sim \) is delivered if there is no specific partner, i.e. if the thread is in an open receive state.

**time**

| \( m_w \) | \( e_w \) | \( ep \) | \( T_{high} \) | \( T_{low} \) | EDX | ECX |
---|---|---|---|---|---|---|

\( T \) Cpu time (48-bit value) in microseconds which has been consumed by the destination thread.

\( m_w, e_w \) Current user-level wakeup of the destination thread, encoded like a timeout. The value denotes the still remaining timeout interval. Valid only if the user state is **waiting** (C) or **pending** (D).

\( ep \) Effective pagefault wakeup of the destination thread, encoded like a 4-bit pagefault timeout. The value denotes the still remaining timeout interval. Valid only if the kernel state is **pager** (\( k = 1 \)).
This function reads and writes some register values of a thread in the current task.

It also creates threads. Conceptually, creating a task includes creating all of its threads. Except lthread 0, all these threads run an idle loop. Of course, the kernel does neither allocate control blocks nor time slices etc. to them. Setting stack and instruction pointer of such a thread to valid values then really generates the thread.

Note that this operation reads and writes the user-level registers (ESP, EIP and EFLAGS). Ongoing kernel activities are not affected. However an ipc operation is cancelled or aborted. If the ipc is either waiting to send a message or waiting to receive a message, i.e. a message transfer is not yet running, ipc is cancelled (completion code 0x40 or 0x50). If a message transfer is currently running, ipc is aborted (completion code 0xC0 or 0xD0).

### Parameters

<table>
<thead>
<tr>
<th>lthread no</th>
<th>ESP</th>
<th>EIP</th>
<th>int preemption.low</th>
<th>int preemption.high</th>
<th>pager.low</th>
<th>pager.high</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0xFFFFFFFF</td>
<td>0xFFFFFFFF</td>
<td>0xFFFFFFFF</td>
<td>0xFFFFFFFF</td>
</tr>
<tr>
<td>0 (24)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lthread (23)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Number of addressed lthread (0...127) inside the current task.

- \( v = 0 \): If ESP and EIP are valid, they specify 32-bit protected-mode values. The addressed thread will execute in 32-bit protected mode afterwards.
- \( v = 1 \): If ESP and EIP are valid, they specify 16-bit V86-mode values. The addressed thread will execute in V86 mode afterwards.

- **ESP**
  - Valid: New stack pointer (ESP) for the thread. It must point into the user-accessible part of the address space.
  - "inv": (0xFFFFFFFF) The existing stack pointer is not modified.

- **EIP**
  - Valid: New instruction pointer (EIP) for the thread. It must point into the user-accessible part of the address space.
  - "inv": (0xFFFFFFFF) The existing instruction pointer is not modified.

- **int preemption**
  - Valid: Defines the internal preemption used by the thread. (Nil is a valid id.)
  - "inv": (0xFFFFFFFF,~) The existing internal preemption id is not modified.

- **pager**
  - Valid: Defines the pager used by the thread.
  - "inv": (0xFFFFFFFF,~) The existing pager id is not modified.

- **old EFLAGS**
  - Flags of the thread. The VM flag specifies whether the thread currently runs in 32-bit protected mode (VM=0) or in V86 mode (VM=1). Note that this flag determines the format of the delivered old ESP and EIP.

- **old ESP**
  - Old stack pointer (ESP) of the thread.

- **old ESP**
  - Old instruction pointer (EIP) of the thread.
old int preemption  Id of the thread’s old internal preempter (may be nilthread).
old pager  Id of the thread’s old pager.

V86-mode Pointers

<table>
<thead>
<tr>
<th>ESP, old ESP</th>
<th>SS (16)</th>
<th>SP (16)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EIP, old EIP</td>
<td>CS (16)</td>
<td>IP (16)</td>
</tr>
</tbody>
</table>

Example

Signalling can be implemented as follows:

```
signal (lthread) :
    esp := receive signal stack ;
    eip := receive signal ;
    mem [esp - 1] := 0 ;
    lthread ex regs (lthread, esp, eip, eflags, -, -) ;
    mem [esp - 1] := eflags ;
    mem [esp - 1] := eip ;

receive signal :
    push all regs ;
    while mem [esp + 8 × wordlength] = 0 do
        thread switch (nilthread)
    od ;
    pop all regs ;
    pop (esp) ;
    jmp (signal eip) .
```
This function deletes and/or creates a task. Deletion of a task means that the address space of the task and all threads of the task disappear. The cputime of all deleted threads is added to the cputime of the deleting thread. If the deleted task was chief of a clan, all tasks of the clan are deleted as well.

Tasks may be created as active or inactive. For an active task, a new address space is created together with 128 threads. lthread 0 is started, the other ones wait for a “real” creation by lthread.exregs. An inactive task is empty. It occupies no resources, has no address space and no threads. Communication with inactive tasks is not possible. Loosely speaking, inactive tasks are not really existing but represent only the right to create an active task.

A newly created task gets the creator as its chief, i.e., it is created inside the creator’s clan. Symmetrically, a task can only be deleted either directly by its chief (its creator) or indirectly by a higher-level chief.

**Parameters**

- **dest task**: Task id of an existing task (active or inactive) whose chief is the current task. If one of these preconditions is not fulfilled, the system call has no effect. Simultaneously, a new task with the same task number is created. It may be active or inactive (see next parameter).

- **pager**: The new task is created as active. The specified pager is associated to lthread 0.
  - ≠ nil: The new task is created as active. The specified pager is associated to lthread 0.
  - = nil: (0,~) The new task is created as inactive. Lthread 0 is not created.

- **ESP**: Initial stack pointer for lthread 0 if the new task is created as an active one. Ignored otherwise.

- **EIP**: Initial instruction pointer for lthread 0 if the new task is created as an active one. Ignored otherwise.

- **mcp**: Maximum controlled priority (mcp) defines the highest priority which can be ruled by the new task acting as a scheduler. The new task’s effective mcp is the minimum of the creator’s mcp and the specified mcp.
  - EAX contains this parameter, if the newly generated task is an active task, i.e., has a pager and at least lthread 0.

- **new chief**: Specifies the chief of the new inactive task. This mechanism permits to transfer inactive (“empty”) tasks to other tasks. Transferring an inactive task to the specified chief means to transfer the related right to create a task. Note that the task number remains unchanged.
  - EAX contains this parameter, if the newly generated task is an inactive task, i.e., has no pager and no threads. EAX contains only the lower 32 bits of the new chief’s task id. (The chief must reside in the same site.)
new task id =\text{nil} \quad \text{Task creation succeeded. If the new task is active, the new task id will have a new version number so that it differs from all task ids used earlier. Chief and task number are the same as in dest task. If the new task is created inactive, the chief is taken from the chief parameter; the task number remains unchanged. The version is undefined so that the new task id might be identical with a formerly (but not currently and not in future) valid task id. This is safe since communication with inactive tasks is impossible.}

=\text{nil} \quad (0,\sim) \quad \text{The task creation failed.}
2.4 Processor Mirroring

2.4.1 Segments
LN uses a flat (unsegmented) memory model. There are only two segments available: \textit{user}_{space}, a read/write segment, and \textit{user}_{space}_{exec}, an executable segment. Both cover (at least) the complete user-level address space.

The values of both segment selectors are \textit{undefined}. When a thread is created, its segment registers SS, DS, ES, FS and GS are initialized with \textit{user}_{space}, CS with \textit{user}_{space}_{exec}. Whenever the kernel detects a general protection exception and the segment registers are not loaded properly, it reloads them with the above mentioned selectors. From the user’s point of view, the segment registers cannot be modified.

However, the binary representation of \textit{user}_{space} and \textit{user}_{space}_{exec} may change at any point during program execution. Never rely on this value.

Furthermore, the LSL (load segment limit) machine instruction may deliver wrong segment limits, even floating ones. The result of this instruction is always undefined.

2.4.2 Exception Handling

\#PF (page fault), \#MC (machine check exception) and some \#GP (general protection) exceptions are handled by the kernel. The other exceptions are mirrored to the virtual processor of the thread which raised the exception.

The mirrored exception handling works as described in the processor manuals.

\textit{LIDT [EAX]}

This machine instruction is emulated by the kernel and operates per thread. Any thread should install an IDT by this instruction. The length field of the IDT vector is not interpreted. The IDT has always a length of 256 bytes, i.e. covers the Intel-reserved exceptions 0 to 31.

The IDT must have the format described in the processor manuals. However, only trap gates can be used in a user-level IDT. The segment selectors in the IDT are ignored, since all segments describe the flat address space.

Invalid IDT addresses or invalid exception-handler addresses do not raise a double fault; instead, the current thread is shut down.

Note that this mechanism deals only with exceptions, not INT \textit{n} instructions. Executing an INT \textit{n} in 32-bit mode will always raise a \#GP (general protection). The general-protection handler may interpret the error code \((8n + 2\), see processor manual\) and emulate the INT \textit{n} accordingly.

2.4.3 Debug Registers

User-level debug registers exist per thread. DR0..3, DR6 and DR7 can be accessed by the machine instructions \texttt{MOV DRx.n} and \texttt{MOV r,DRx}. However, only task-local breakpoints can be activated, i.e. bits L0..3 in DR7 cannot be set. Breakpoints operate per thread. Breakpoints are signalled as \#DB exception (INT 1).

Note that user-level breakpoints are suspended when kernel breakpoints are set by the kernel debugger.
2.5 The Kernel-Info Page

The kernel-info page contains kernel-version data, memory descriptors and the clock. The remainder of the page is undefined. (In fact, it contains kernel code.) The kernel-info page is mapped read-only in the \( \sigma_0 \)-address space. \( \sigma_0 \) can use the memory descriptors for its memory management. \( \sigma_0 \) can map the page read-only to other address spaces.

<table>
<thead>
<tr>
<th>LN version strings</th>
<th>( L \times 16 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>~</td>
<td>bus frequency</td>
</tr>
<tr>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>~</td>
<td>dedicated mem1.high</td>
</tr>
<tr>
<td></td>
<td>dedicated mem2.high</td>
</tr>
<tr>
<td></td>
<td>dedicated mem3.high</td>
</tr>
<tr>
<td></td>
<td>dedicated mem0.high</td>
</tr>
<tr>
<td></td>
<td>reserved mem1.high</td>
</tr>
<tr>
<td></td>
<td>reserved mem0.high</td>
</tr>
<tr>
<td></td>
<td>reserved mem0.low</td>
</tr>
<tr>
<td></td>
<td>~</td>
</tr>
<tr>
<td></td>
<td>~</td>
</tr>
<tr>
<td></td>
<td>~</td>
</tr>
<tr>
<td></td>
<td>~</td>
</tr>
</tbody>
</table>

- **mem.low**: Physical address of first byte of region. Must be page aligned.
- **mem.high**: Physical address of first byte beyond the region. Must be page aligned. If \( \text{mem.high} = 0 \), the region is empty.
- **main mem**: Main memory region.
- **reserved mem**: This region must not be used. It contains kernel code (reserved mem0) or data (reserved mem1) grabbed by the kernel before \( \sigma_0 \) was initialized.
- **dedicated mem**: This region contains dedicated memory which cannot be used as standard memory. For example, \([640\text{K},1\text{M}]\) is a popular dedicated memory region.
- **clock**: System clock in \( \mu \text{s} \).
- **processor frequency**: Processor’s external clock rate in MHz.
- **bus frequency**: Processor’s external clock rate in MHz.
2.6 Page-Fault and Preemption RPC

Page Fault RPC

**kernel sends:**

<table>
<thead>
<tr>
<th>$w_0$ (EDX)</th>
<th>fault address / 4 ((30))</th>
</tr>
</thead>
<tbody>
<tr>
<td>$w_1$ (EBX)</td>
<td>faulting user-level EIP ((32))</td>
</tr>
</tbody>
</table>

- $w = 0$: Read page fault.
- $w = 1$: Write page fault.

**kernel receives:**

The receive fpage covers the complete user address space. The kernel accepts mappings or grants into this region as well as a simple 2-word copy message. The received message is ignored!

<table>
<thead>
<tr>
<th>timeouts used for pagefault RPC</th>
<th>PF at user level</th>
<th>PF at ipc in receiver’s space</th>
<th>PF at ipc in sender’s space</th>
</tr>
</thead>
<tbody>
<tr>
<td>snd</td>
<td>$\infty$</td>
<td>sender’s snd pf</td>
<td>receiver’s rcv pf</td>
</tr>
<tr>
<td>rcv</td>
<td>$\infty$</td>
<td>sender’s snd pf</td>
<td>receiver’s rcv pf</td>
</tr>
<tr>
<td>snd pf</td>
<td>$\infty$</td>
<td>sender’s snd pf</td>
<td>receiver’s rcv pf</td>
</tr>
<tr>
<td>rcv pf</td>
<td>$\infty$</td>
<td>sender’s snd pf</td>
<td>receiver’s rcv pf</td>
</tr>
</tbody>
</table>

Preemption RPC

**kernel sends:**

<table>
<thead>
<tr>
<th>$w_0$ (EDX)</th>
<th>user-level ESP ((32))</th>
</tr>
</thead>
<tbody>
<tr>
<td>$w_1$ (EBX)</td>
<td>user-level EIP ((32))</td>
</tr>
</tbody>
</table>

**kernel receives:**

The kernel accepts only a simple 2-word reply. Its content is ignored!

<table>
<thead>
<tr>
<th>timeouts used for preemption RPC</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>snd</td>
<td>$\infty$</td>
</tr>
<tr>
<td>rcv</td>
<td>$\infty$</td>
</tr>
<tr>
<td>snd pf</td>
<td>$\infty$</td>
</tr>
<tr>
<td>rcv pf</td>
<td>$\infty$</td>
</tr>
</tbody>
</table>
2.7 σ₀ RPC protocol

σ₀ is the initial address space. Although it is not part of the kernel, its basic protocol is defined with the Nucleus. Special σ₀ implementations may extend this protocol.

The address space σ₀ is idempotent, i.e. all virtual addresses in this address space are identical to the corresponding physical address. Note that pages requested from σ₀ continue to be mapped idempotent if the receiver specifies its complete address space as receive fpage.

σ₀ gives pages to the kernel and to arbitrary tasks, but only once. The idea is that all pagers request the memory they need in the startup phase of the system so that afterwards σ₀ has spent all its memory. Further requests will then automatically denied.

Kernel Communication

σ₀ receives from a kernel thread:

<table>
<thead>
<tr>
<th>w0 (EDX)</th>
<th>FFFFFFFF /4 (30)</th>
<th>0 (0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>w1 (EBX)</td>
<td>~ (32)</td>
<td></td>
</tr>
</tbody>
</table>

Intended Action: For reply, σ₀ should grant a page (4K) to the kernel thread. The page might be located at an arbitrary position but must contain ordinary memory. If no more memory is available, σ₀ should reply a 0-word instead of a page.

σ₀ receives from a kernel thread:

<table>
<thead>
<tr>
<th>w0 (EDX)</th>
<th>0 (31)</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>w1 (EBX)</td>
<td>~ (24)</td>
<td>0 (8)</td>
</tr>
</tbody>
</table>

Intended reply: w0 (EDX) k (32) w1 (EBX) ~ (32)

k is the number of pages recommended by σ₀ for kernel use (pagetables and other kernel-internal data).

General Memory Mapping

σ₀ receives from a non-kernel thread:

<table>
<thead>
<tr>
<th>w0 (EDX)</th>
<th>FFFFFFFF /4 (30)</th>
<th>0 (0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>w1 (EBX)</td>
<td>~ (32)</td>
<td></td>
</tr>
</tbody>
</table>

Intended Action: For reply, σ₀ should map a page (4K) writable to the requester. The page might be located at an arbitrary position but must contain ordinary memory. If no more free page is available, σ₀ should reply a 0-word instead of a page.

The mapped page must be marked and must not further be mapped or granted by σ₀ to another task. However, multiple mapping to the same requester should be supported.
\( \sigma_0 \) receives from any thread:

<table>
<thead>
<tr>
<th>w0 (EDX)</th>
<th>address ( \leq 400000000/4 ) (30)</th>
<th>0 10</th>
</tr>
</thead>
<tbody>
<tr>
<td>w1 (EBX)</td>
<td>(~ ) (23)</td>
<td></td>
</tr>
</tbody>
</table>

**Intended Action:**
For reply, \( \sigma_0 \) should map the specified physical page frame (4K) writable to the requester. If the page is already mapped or is not available, \( \sigma_0 \) should reply a 0-word instead of a page. The mapped page must be marked and must not further be mapped or granted by \( \sigma_0 \) to another task. However, multiple mapping to the same requester should be supported.

\( \sigma_0 \) receives from any thread:

<table>
<thead>
<tr>
<th>w0 (EDX)</th>
<th>( 40000000/4 \leq a \leq C00000000/4 ) (30)</th>
<th>0 10</th>
</tr>
</thead>
<tbody>
<tr>
<td>w1 (EBX)</td>
<td>(~ ) (23)</td>
<td></td>
</tr>
</tbody>
</table>

**Intended Action:**
For reply, \( \sigma_0 \) should map the physical 4M superpage with address \( a \) – 40000000 writable to the requester. If the page is already mapped or is not available, \( \sigma_0 \) should reply a 0-word instead of a page. The mapped superpage must be marked and must not further be mapped or granted by \( \sigma_0 \) to another task. However, multiple mapping to the same requester should be supported.

\( \sigma_0 \) receives from any thread:

<table>
<thead>
<tr>
<th>w0 (EDX)</th>
<th>( 0 ) (31)</th>
</tr>
</thead>
<tbody>
<tr>
<td>w1 (EBX)</td>
<td>(~ ) (24)</td>
</tr>
</tbody>
</table>

**Intended Action:**
For reply, \( \sigma_0 \) should map read only the kernel info page to the requester. This page can be mapped multiply.
2.8 Starting LN

For booting LN, see appendix A.

After booting, LN enters protected mode if started in real mode, enables paging and initializes itself. It generates the basic address space—servers $\sigma_0$ and a task root server which is intended to boot the higher-level system.

$\sigma_0$ and the root server are user-level tasks and not part of the pure Nucleus. The predefined ones can be replaced by modifying the following table in the LN image before starting LN. The kernel debugger kdebug is also not part of the Nucleus and can accordingly be replaced by modifying the table.

<table>
<thead>
<tr>
<th>dedicated mem4.high</th>
<th>dedicated mem4.low</th>
<th>dedicated mem3.high</th>
<th>dedicated mem3.low</th>
<th>0x1090</th>
</tr>
</thead>
<tbody>
<tr>
<td>dedicated mem2.high</td>
<td>dedicated mem2.low</td>
<td>dedicated mem1.high</td>
<td>dedicated mem1.low</td>
<td>0x1080</td>
</tr>
<tr>
<td></td>
<td>~</td>
<td></td>
<td></td>
<td>0x1070</td>
</tr>
<tr>
<td></td>
<td>~</td>
<td></td>
<td></td>
<td>0x1060</td>
</tr>
<tr>
<td></td>
<td>~</td>
<td></td>
<td></td>
<td>0x1050</td>
</tr>
<tr>
<td>kdebug permissions</td>
<td>kdebug configuration</td>
<td>~</td>
<td>LN configuration</td>
<td>0x1040</td>
</tr>
<tr>
<td>root server end+1</td>
<td>root server begin</td>
<td>root server start EIP</td>
<td>root server start ESP</td>
<td>0x1030</td>
</tr>
<tr>
<td>$\sigma_1$ end+1</td>
<td>$\sigma_1$ begin</td>
<td>$\sigma_1$ start EIP</td>
<td>$\sigma_1$ start ESP</td>
<td>0x1020</td>
</tr>
<tr>
<td>$\sigma_0$ end+1</td>
<td>$\sigma_0$ begin</td>
<td>$\sigma_0$ start EIP</td>
<td>$\sigma_0$ start ESP</td>
<td>0x1010</td>
</tr>
<tr>
<td>kdebug end+1</td>
<td>kdebug begin</td>
<td>kdebug exception</td>
<td>kdebug init</td>
<td>0x1010</td>
</tr>
</tbody>
</table>

0x1010 ... are offsets relative to the load address. The EIP and ESP values however, are absolute 32-bit addresses. The appropriate code must be loaded at these addresses before LN is started. Note that the predefined root server currently executes only a brief kernel test.

mem.low

Physical address of first byte of region. Must be page aligned.

mem.high

Physical address of first byte beyond the region. Must be page aligned. If mem.high = 0, the region is empty.

dedicated mem

This region contains dedicated memory which cannot be used as standard memory. For example, [640K, 1M] is a popular dedicated memory region.

begin

Physical address of the first byte of a server’s code+data area.

end

Physical address of the last byte of a server’s code+data area.

start EIP

Physical address of a server’s initial instruction pointer (start).

start ESP

Physical address of a server’s initial stack pointer (stack bottom).

kdebug init

Physical address of kdebug’s initialization routine.

kdebug exception

Physical address of kdebug’s debug-exception handler.
**LN configuration**

<table>
<thead>
<tr>
<th>ptabs</th>
<th>( \sim [16] )</th>
<th>ptabs (8)</th>
</tr>
</thead>
</table>

- **ptabs** number of ptabs (4K each) per 4M of physical memory which the Nucleus should allocate for page tables. 0 indicates to use the default value. A value of 128, for example, specifies that 1/8 of memory should be reserved for page tables.

- **pnodes** number of pnode entries (16 bytes each) the Nucleus should allocate per physical frame. A value of 0 indicates to use the default value.

**kdebug configuration**

<table>
<thead>
<tr>
<th>port (12)</th>
<th>rate (4)</th>
<th>( \sim ) (7)</th>
<th>pages (8)</th>
</tr>
</thead>
</table>

- **pages** The number of 4K pages that kdebug should allocate for its trace buffer. A value of 0 indicates no trace buffer.
- **s = 1** The Nucleus enters kdebug before starting the root server.
- **port** Initially, kdebug should use the serial line base IO address port for output and input. A port address of 0 indicates to use the integrated console (keyboard and display) instead of a serial line.
- **rate** Determines the default baud rate for kdebug when using a serial line. If port \( \neq 0 \), this is also the initial baud rate. Possible values:
  - = 1 115.2 Kbd
  - = 2 57.6 Kbd
  - = 3 38.4 Kbd
  - = 6 19.2 Kbd
  - = 12 9.0 Kbd

**kdebug permissions**

<table>
<thead>
<tr>
<th>( \sim ) (16)</th>
<th>p w r d k (8)</th>
</tr>
</thead>
</table>

- **k = 0** Any task can use kdebug from user-level.
- **k > 0** Only tasks 1 to \( k \) can use kdebug from user-level. Threads of other tasks will be shut down when invoking kdebug.
- **m = 1** Kdebug may display mapping.
- **r = 1** Kdebug may display user registers.
- **d = 1** Kdebug may display user memory.
- **w = 1** Kdebug may modify memory, register, mappings and tcb.
- **i = 1** Kdebug may read from and write to IO ports.
- **p = 1** Kdebug may protocol page faults and IPC.
A Booting

PC-compatible Machines

LN can be loaded at any 16-byte-aligned location beyond 0x1000 in physical memory. It can be started in real mode or in 32-bit protected mode at address 0x100 or 0x1000 relative to its load address. The protected-mode conditions are compliant to the Multiboot Standard Version 0.6.

<table>
<thead>
<tr>
<th>Start Preconditions</th>
<th>Real Mode</th>
<th>32-bit Protected Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>load base ( L )</td>
<td>( L \geq 0x1000 ), 16-byte aligned</td>
<td>( L \geq 0x1000 )</td>
</tr>
<tr>
<td>load offset ( X )</td>
<td>( X = 0x100 ) or ( X = 0x1000 )</td>
<td>( X = 0x100 ) or ( X = 0x1000 )</td>
</tr>
<tr>
<td>Interrupts</td>
<td>disabled</td>
<td>disabled</td>
</tr>
<tr>
<td>Gate A20</td>
<td>( \sim )</td>
<td>open</td>
</tr>
<tr>
<td>EFLAGS</td>
<td>( I=0 )</td>
<td>( I=0 ), ( VM=0 )</td>
</tr>
<tr>
<td>CR0</td>
<td>PE=0</td>
<td>PE=1, PG=0</td>
</tr>
<tr>
<td>EIP</td>
<td>( X )</td>
<td>( L + X )</td>
</tr>
<tr>
<td>CS</td>
<td>( L/16 )</td>
<td>0, 4GB, 32-bit exec</td>
</tr>
<tr>
<td>SS,DS,ES</td>
<td>( \sim )</td>
<td>0, 4GB, read/write</td>
</tr>
<tr>
<td>EAX</td>
<td>( \sim )</td>
<td>0x2BAD002</td>
</tr>
<tr>
<td>EBX</td>
<td>( \sim )</td>
<td>( \sim )</td>
</tr>
<tr>
<td>((P + 0))</td>
<td>n/a</td>
<td>( \sim ) OR 1</td>
</tr>
<tr>
<td>((P + 4))</td>
<td></td>
<td>below 640 K mem in K</td>
</tr>
<tr>
<td>((P + 8))</td>
<td></td>
<td>beyond 1M mem in K</td>
</tr>
<tr>
<td>all remaining registers &amp; flags</td>
<td>( \sim )</td>
<td>( \sim )</td>
</tr>
</tbody>
</table>

LN relocates itself to 0x1000, enters protected mode if started in real mode, enables paging and initializes itself.